



EUROPEAN SPALLATION SOURCE


VMM3 test beam results

RD51 mini week 14.12.2017

Dorothea Pfeiffer Michael Lupberger Lucian Scharenberg

Testbeam at H4 in the North Area (August and October 2017)


- Standard Triple-GEM detector with 3mm drift
- Normal copper cathode
- 2 VMM3 in August
- 4 VMM3 in October
- Muon and pion beam



EUROPEAN SPALLATION SOURCE

Run19: Minimum and maximum TDC values Uncalibrated TDC (August 2017)






Run19, muons, BC clock 20 MHz, TAC slope 60 ns


Run19: TDC mean and range Uncalibrated TDC (August 2017)





Run19, muons, BC clock 20 MHz, TAC slope 60 ns

Run73: Clustering: center of mass and uTPC Uncalibrated TDC (August 2017)



channel



EUROPEAN SPALLATION SOURCE

clusterUTPCX


Run73, pions, BC clock 20 MHz, TAC slope 60 ns

htemp 24000 Entries 674425 uTPC method Mean 69.94 22000 34.77 Std Dev 20000 18000 16000 14000 12000 10000 8000 6000 4000 2000 0¹0 20 40 60 80 100 120


Run73 and 76: Center-of-mass clustering Data loss (August 2017)



EUROPEAN SPALLATION SOURCE



xy_2_25_500




Run73 and Run76, pions, BC clock 20 MHz, TAC slope 60 ns, acquisition window 7060, Run76 with Double Data Rate enabled


Run76 and 77: Center-of-mass clustering and neighbouring flag (August 2017)



EUROPEAN SPALLATION SOURCE

xy_2_25_500






xy_2_25_500

Run76 and Run77, pions, BC clock 20 MHz, TAC slope 60 ns, acquisition window 7060, double data rate, Run77 with neighbouring channel flag enabled

Run152: Data loss at high particle rates and 10 kHz trigger rate (October 2017)

EUROPEAN


SPALLATION SOURCE




Run152, pions, BC clock 40 MHz, TAC slope 60 ns, acquisition window 3100



Run76 and 152: Delta t between clusters in x and y



Run76, pions, BC clock 20 MHz, TAC slope 60 ns, acquisition window 7060, double data rate




Run152, pions, BC clock 40 MHz, TAC slope 60 ns, acquisition window 3100




EUROPEAN SPALLATION SOURCE

Testbeam at IFE in Kjeller/Norway (December 2017)

- Standard Triple-GEM detector with 10 mm drift
- Gd cathode with copper tape
- 4 VMM3
- Neutron beam of 1.54 2.4 A






Run14: Minimum and maximum TDC values Equalized TDC (December2017




tdc_min_x tdc_max_x tdc min x Entries 256 250 Entries 256 126.6 Mean 128.6 Mean Std Dev 73.38 Std Dev 77.19 200 Range = max - min200 With BC clock 10 MHz, range should be 256*100 ns/100 ns = 256 150 150 100 100 Wrong choice of TAC due to pedestal 50 50 0 n 50 100 150 200 250 0 50 100 150 200 250 0 channel channel

Run14, neutrons, BC clock 10 MHz, TAC slope 100 ns, acquisition window 4000



Run14: Data loss of hits at high neutron rates (December 2017)




Where does data loss occur? FEC ?, VMM3 (cf white gaps) ?, in the EFU and while writing to file.

Run14, neutrons, BC clock 10 MHz, TAC slope 100 ns, acquisition window 4000

SRS FEC outgoing bit rate: 2.5 kHz * 692 * 64 bit * 1.1 overhead = 122 Mbit/s

EUROPEAN SPALLATION SOURCE

Run14: Data loss of clusters at high neutron rates (December 2017)




Total clusters in x: 5341117 Total clusters in y: 3272885 Common in x and y: 2168077 => 66% of clusters in y have "partner" in x

EUROPEAN SPALLATION SOURCE

Run14, neutrons, BC clock 10 MHz, TAC slope 100 ns, acquisition window 4000

Run31: No data loss of clusters at high neutron rates (December 2017)




Run31, neutrons, BC clock 20 MHz, TAC slope 60 ns, acquisition window 4000


EUROPEAN SPALLATION SOURCE



Run14 and 31: Delta t between clusters in x and y



Run14, neutrons, BC clock 10 MHz, TAC slope 100 ns, acquisition window 4000




Run31, neutrons, BC clock 20 MHz, TAC slope 60 ns, acquisition window 4000



EUROPEAN SPALLATION SOURCE

SRU future: from FPGA to SoC

Beyond 1 Gbit bandwidth limit use SoC processors with integrated SRIO and / 10 GBE ports





Now Compatible with Edison, Hawking and Kepler EVMs BOC 10GB

- implement SRIO IP in V6 FPGA on FECs
- identify optimal SoC board for uTCA crate
- Implement RO and eventbuilding in C++
- coordinate with similar efforts at CERN

* project conducted by D.Pfeiffer /ESS students M. Machiels, Yan Huang