

---

# LHCb Upgrade

.....from the point-of-view of  
electronics

on behalf of the LHCb collaboration

Many thanks to all my colleagues who  
provided material

---

Reminder of Electronics Architecture

Review of electronics status

Sub-detector specific

Common projects

Outlook to installation

Remove existing L0 hardware trigger (1 MHz)

Read out all detector data from all BXs @ 40 MHz


Triggering is 100% in software running in PC farm

⇒ New electronics & DAQ


Upgrade installation in LS2


No 'front-end' trigger, Event rate to DAQ nominally 40 MHz

Current



Upgrade









---

# Review of electronics status

(non-exhaustive)







- GBTX
- GBT-SCA
- VTRX (incl GBTIA + GBLD)
- VTTX (incl GBLD)
- FEASTMP
- VLDB

A huge thank you to the teams for the many man-years of development  
 And to the management for the 'White Paper' R&D funding starting 2007  
 The LHCb upgrade would not be possible without this effort



---

## Some words on ASIC technologies

Although not without problems, we have benefited hugely from changing 130nm CMOS technology in 2014

Fast & reliable turnaround


Financial savings (& Multi-Layer-Mask option)

Generous wafer quantities from Engineering Runs

Sharing of blocks



Good & stable radiation performance

Many thanks for the 'technology support' from CERN




4 x 5.12 Gbps

VeloPix readout chip  
Big challenge: high data rate





Version 1 worked beautifully....  
except for two interesting problems





Power-integrity problem:  
Supply noise creates excessive jitter on internal reference clock




Single-event latch-up (30mA current increases)  
Observed with heavy-ions, confirmed with laser scanning  
Analysed in layout as function of well/sub-to-implant distance






Wafer-probing => bump-bonding

Pre-production of:  
hybrids,  
data-flex,  
power-distribution






4 planes of 16 staves





Proto tapes  
& modules




**SALT:**  
Fighting parasitic effects:  
New version under test

Other parts:  
Hybrids  
Flex tapes  
Data TX boards  
All tendering for production






SiPM arrays coupled to fibres, 250um pitch



PACIFIC ASIC



IGLOO2 flash FPGA, forms clusters

Radiation tested at CHARM (mixed field)


SEUs corrected by TMR

No SELs

No change in power consumption


Speed degradation as predicted (not critical)

Lose programmability quite early (~ 20 Gy)




Ken Wyllie, CERN

CLARO ASIC  
SEL issue resolved by  
using hardened cells



Digital  
Board




Baseline:  
Kintex7 SRAM FPGA  
Performed well in  
CHARM irradiation

Antifuse device under study as back-up  
Mezzanine approach to safeguard special components



ICECAL ASIC

Production testing ongoing






FEB: data TX

IGLOO2 flash FPGAs

3CU: fast/slow control


eLinks connect via crate backplane






Re-use front-end ASICs on chambers


New TDC ASIC: fully digital, 1.56 ns resolution  
In production now



New readout modules



New control & calibration modules  
Based on IGLOO2




Challenges:  
new & complex FPGA,  
power & cooling

Production of ~ 670  
modules starting now

See talk by J-P.  
Cachemiche on  
Wednesday



Different firmware recipes  
Centrally coordinated architecture  
+  
custom blocks per sub-system



Farm of PC servers in data-centre on surface (ordered).

350m optical fibres bringing data up from cavern (tendering now).

Long-term BER testing continuing successfully.



- Re-use existing power supplies  
(hoping for maintenance contract to continue.....)
- Re-use existing cabling (minimal additions)
- Re-use rack infrastructure



Sub-detectors implemented global architecture

Heavy use of GBT, VL & DC-DC developments

Most ASICs & front-end modules in production

Widespread use of FPGAs in front-ends

Infrastructure in preparation

On target for LS2.....

Discussion started on further upgrades

---


# Back-ups

At  $L = 2(+)\times 10^{32} \text{ cm}^{-2}\text{s}^{-1}$ ,  
beyond  $5 \text{ fb}^{-1}$ , statistics don't improve much


Big statistical improvement if:

- increase  $L$  to  $2 \times 10^{33}$ , AND
- improve efficiency of trigger algorithms

BUT ..... with current L0 trigger:



rate & latency limited by electronics  
(1 MHz, 4  $\mu\text{s}$ ) => saturation





BUT.... efficient trigger decisions require:

- long latencies ( $\gg 4 \mu\text{s}$ )
- computational power
- data from many (all) sub-detectors (momentum, impact parameter .....

⇒ Trigger in software


⇒ Use data from every bunch crossing

⇒ Upgrade electronics + DAQ **for LS2**

Data compression on front-end to minimize links:  
 ~ 15,000 links (4.8 Gbit/s)

Flexibility:  
 4 of 6 sub-detectors will use FPGAs in front-ends


Combine slow & fast controls  
 (ECS & TFC) in duplex links



Simplex data links





Backend is PCIe form factor in event-building farm



Use PC memory & processors for event building

Choose network interface at last moment (cheapest)



# All data in a box

