AM07: Characterization of the Novel Associative Memory Chip Prototype Designed in 28 nm CMOS Technology for High Energy Physics and Interdisciplinary Applications

A. Annovi4, G. Calderini3, S. Capra1,2, B. Checcucci7, F. Crescioli3, F. De Canio11, G. Fedi4,5, L. Frontini1,2, M. Garci3, C. Gentsos9, T. Kubota6, V. Liberati1,2, F. Pallà4, C.L. Sotiropoulou5,9, J. Shojaei6, A. Stabile1,2, S. Viret10

Introduction

• At High Luminosity LHC (5·10^{34} cm^{-2} s^{-1}), the number of interactions per bunch crossing will increase to 140 (and up to 200), and the trigger challenges due to the high pileup will be insurmountable with the current systems:
  – Silicon-based tracking information is one of the most effective way for pileup mitigation. If it can be made available to hardware trigger and elaborated within the required latency O(microseconds);
  – A dedicated hardware processor has been proposed in ATLAS (HTT) and CMS to be used in the trigger to select interesting events in real time.
• The reconstruction of the tracker tracks at first-level trigger can be fulfilled using dedicated ASIC, which exploits the computational power of the Associative Memories (AM) as it has been done for ATLAS (FTK) and CDF experiments;
• Benefits of having a dedicate ASIC are the low cost/computational power ratio and the high energy consumption efficiency, which can be exploited in non-HEP as well;
• We characterized a 28nm AM ASIC (AM07) with novel custom cells, a fast way of data transmission, and the 28nm CMOS ASIC design (first known attempt in HEP).

The AM07 ASIC

• The AM ASIC provides highly parallelized and fast pattern recognition;
• In 2015 the first AM06 production chip was released. AM06 was manufactured in 65nm CMOS technology (128kpatterns);
• We estimate that the HL-LHC AM ASIC should have to be denser by a factor of 3 with respect to the AM06. To comply with this, the AM07 is designed in an advanced 28nm CMOS technology;
• Custom memory cells: two DOXORAM blocks and two KOXORAM blocks, each containing 4 × 1024 patterns operating at up to 200 MHz;
• Ideal for HEP applications. Other applications (DNA sequencing, fast image analysis) are investigated.

The AM07 Test stand

Three testing sites: CERN, Milan, Paris

Results

The main goals of the characterization of AM07 is the 28nm design; the custom cells (DOXORAM, KOXORAM) design and power consumption; the custom LVDS drivers.
• The operation of the internal AM banks were tested using a Built In Self-Test (BIST) which writes the banks and test each pattern, outputting a CRC code summing up the results of the test;
• LVDS drivers and receivers have been measured with good results up to 1.1 Gbit/s. Power dissipation (TX+RX) is about 8 mW at 1 Gbit/s;
• Leakage current was measured without clock signals in the idle state:
  • 1.21 mA in Milano, 4.1 mA in Paris;
  • KOXORAM and DOXORAM power consumption was measured. Results at 184.32 MHz are as expected in the simulations: DOXORAM consumes 0.832 fJ/bit versus 0.91 fJ/bit in simulation, KOXORAM consumes 0.684 fJ/bit versus 0.69 fJ/bit in simulation;
• Pattern matching using hits sent via LVDS links was successful;
• Compared to the AM06 chip, the AM07 exhibits a reduced power consumption by a factor of 1.7 and a increased density by a factor of 2.9;
• LVDS driver, AM custom cells, and the overall logic are properly working. Custom-memory cell power consumption is in agreement with the simulations.
• Further tests are ongoing.

REFERENCES

[1] A. Annovi, et al., "A low-power and high-density Associative Memory in 28 nm CMOS technology", DOI: 10.1109/MOCAST.2017.7937632

ACES 2018 - Sixth Common ATLAS CMS Electronics Workshop for LHC Upgrades Contact person: Giacomo Fedi, pfedi@cern.ch Leading engineer : A.Stabile, astabile@cern.ch