



Contribution ID: 20

Type: **not specified**

CST simulations of speed limitations of inductive adder topology

Tuesday 13 March 2018 11:30 (25 minutes)

“CST simulations of speed limitations of inductive adder topology”

C.Gough, S.Dordevic

Using time domain simulations, the progression of E and H fields inside an IVA (Inductive Voltage Adder) can be visualised in 3D. The pulse generator sources are idealised voltage sources with minimum series impedance. A rise time of 4ns is typically used. Faster rise times lead to multiple resonant modes in the structure; these modes are sometimes asymmetric, and these modes make interpretation difficult. Many lengths and geometries of

an IVA are tried to find an optimum for speed. For practical application, the design of fast switches with minimal series impedance is dominating the problem, not the IVA itself.

Presenters: GOUGH, Christopher (Paul Scherrer Institut); PARALIEV, Martin (Paul Scherrer Institute); DORDEVIC, Saldana (Paul Scherrer Institut)

Session Classification: Session 6 : Modelling software and simulation