INFIERI2019@HUST





SUPIX-2: Beam Telescope Oriented MAPs based on SMIC 0.18µm process @SDU

$L.LI^1$, M.WANG*1

1.Institute of Frontier and Interdisciplinary Science Key Laboratory of Particle Physics and Particle Irradiation, Shandong University, Qingdao, China

Introduction

Since more and more high precision devices are being applied to high energy physics experiment, such as micro channel plate(MCP), charge coupled device(CCD), silicon drift chamber(SDC), silicon strip detector pixel detector and so on, the development of the beam telescope in China is under required. A beam telescope oriented project was set up by Shandong University(SDU) pixel group in 2018 and SUPIX-2 is the first beam telescope oriented monolithic active pixel sensor developed at SDU.

In order to achieve high spatial resolution and high performance of the detector, the geometry of the pixel sensor should be simulated in advance via TCAD for instance, the pixel pitch, the diode size, gap width etc. Keywords: MAPs, pixel detector, beam telescope, TCAD, simulation

MIPs model simulation results

The charge collection efficiency(CCE) could also be simulated via MIPs model. In this work, 2000 electrons was produced via MIPs model just as Fig. 4 shows, in which case the central pixel would be the hit pixel and seed pixel. The charge collection process could be illustrated in Fig. 5, and the total collected charge by small diode sensor was 1063 e^- and 1637 e^- for large diode sensor. And another property for sensor which is 90% collection time are 26.8 ns and 43.3 ns respectively.

e⁻-density distribution in N33_D30

Sensor optimization via TCAD

About TCAD

Technology Computer Aided Design(TCAD) is a branch of electronic design automation that models semiconductor fabrication and semiconductor device operation. The simulation tool we use is Sentaurus owned by SYNOPSYS Inc[1].

Characteristics of SMIC 0.18 µm process[2]

Tri-well: Nwell, Pwell, Dnwell

NO Epi-layer and 10 Ω ·cm substrate

```
d \sim \sqrt{\rho \cdot v}
```

SMIC 0.18 μ m process \rightarrow 15V Circuits are realized mainly by NMOS Transistors PMOS is coupled with collection electrodes





Fig. 1.Diagram of the sensor characteristics(a) and in pixel circuit(b)

Two Schemes of sensor geometry

There are two diode geometry design based on $50\mu m \times 50\mu m$ pixel pitch as Fig.2



For MIPs 80 e⁻-h/µm,∼2000 e⁻ was induced





Fig. 5. Total current(electrons, holes) variation with time(a) and charge collection against time(b) for seed pixel

Charge sharing simulation results

It seems that each sensor design is reasonable: high CCE and short collection time, but when it comes to charge sharing, problems shows. Fig. 6 shows the procedure of charge sharing simulation. Problem is that when you get higher single point resolution, the threshold would be lower to achieve pitch/ $2\sqrt{12}$ resolution, for small diode sensor 56 e^- would be hard to achieve considering the extra noise from the front end electronics, and 118 e^- is available for large diode sensor.



shows: 1) small diode with $8\mu m \times 8\mu m$ Nwell, $3\mu m \times 3\mu m$ DNwell and Pwell lays between diodes; 2) large diode with $33\mu m \times 33\mu m$ Nwell, $30\mu m \times 30\mu m$ DNwell, $16\mu m \times 16\mu m$ Pwell.



Fig. 2.Geometry of small diode sensors(a) and large diode sensors(b)

AC & DC coupled results

The diode capacitance of the sensor which partially dominates the detector noise also be simulated in advance with AC coupled and the leakage current for sensor at work could be simulated via DC coupled, more importantly the depth of depletion zone in the sensor could be calculated via simulation just as fig. 3 figures out.

Small Diode Design

Large Diode Design



Fig. 6. Charge sharing simulation procedure with multi hit in 2×2 matrix of pixels and the charge sharing result for small diode(left) large diode(right)

Test system for SUPIX-2 prototype

In order to measure the performance of SUPIX-2 prototype, a chip test system was developed at SDU which based on commercial xillybus[3] ip core called "supix", illustrated in Fig.7 And Fig.8 gives a typical noise distribution of SUPIX-1 prototype.



Fig. 7.Chip test system for SUPIX series

Noise distribution of Pixel 01 Noise distribution of Pixel 01 3.001e-05 RMS χ^2 / ndf 46.44 / 15 4.517e-05 Prob Constant 2.164e+04 ± 8.501e+01 Mean 0.4995 ± 0.0058 Sigma 1.842 ± 0.004 4 ADC counts = 1mV 6 8 1 Noise/ADC_counts

Fig. 8.Typical noise distribution for SUPIX-1 with supix test system





Fig. 3.Depth of depletion zone for small diode sensors(a) and large diode sensors(b)

The diode capacitance, leakage current and the depth of depletion zone were all simulated at the sensor bias of 15V according to the SMIC 0.18 μ m process design rule.

Both of the designs got the depth of the depletion zone about 2.4 μ m since the same resistance and bias voltage. Diode capacitance for small diode one and large diode one are 6 fF and 168 fF respectively, and for leakage are 86 fA for small one and 571 fA for large one.

Acknowledgements

The authors acknowledge the Institute of Frontier and Interdisciplinary Science Key Laboratory of Particle Physics and Particle Irradiation of Shandong University and thanks to the support by SDU for 5th INFERI Summer School. Besides, many thanks to the 5th INFIERI Summer School committee for the excellent platform for sharing and communication. **References**

 SYNOPSYS. Synopsys TCAD. <u>http://www.synopsys.com/tools/tcad/Pages/default.aspx</u>.
SMIC. 0.18 μm process. <u>http://www.smics.com/site/mature_logic</u>.
XILLYBUS. An FPGA IP core for easy DMA over PCIe with Windows and Linux. http://www.xillybus.com/.

E-mail: longli@mail.sdu.edu.cn

5TH SUMMER SCHOOL ON INTELLIGENT SIGNAL PROCESSING FOR FRONTIER RESEARCH AND INDUSTRY Huazhong University of Science & Technology Wuhan National Laboratory for Optoelectronics Digital PET Imaging Lab