
INTERNATIONAL CONFERENCE ON HIGH ENERGY PHYSICS

Imperial College London



SEOUL, 04-11 JULY 2018

THOMAS JAMES, IMPERIAL COLLEGE LONDON

ON BEHALF OF CMS L1 TRACKING

LEVEL-1 TRACK FINDING WITH AN ALL-FPGA SYSTEM AT CMS FOR THE HL-LHC


INTRODUCTION


HIGH LUMINOSITY LHC

precision measurements, push search limits,


rare processes


- By **2026** (run 4) LHC will be upgraded in luminosity -> 2-3x improved statistics by 2035 w.r.t no upgrade
- Silicon strip tracker will be replaced (radiation damage)
- ▶ Challenging high occupancy conditions, ~10,000 charged particles per bx
 - Must perform ≥ at present
 - Need completely **new handle** at L1 trigger, to keep rate < 750 kHz, while maintaining thresholds and sensitivity to interesting physics
 - New tracker design will allow read out of some data at 40 MHz





pileup 140 simulation






Imperial College London Thomas James

CMS TRACKER UPGRADE

INTRODUCTION



- ightharpoonup High p_T tracks signs of interesting physics (decays of high mass particles)
- Novel tracking modules utilise two 1.6 4.0 mm spaced silicon sensors, to discriminate $p_T > 2-3$ GeV
 - Forward these *stubs* to off-detector trigger electronics rate reduction $O(10) \sim 12,000$ stubs per bx
- \blacktriangleright Tracks at L1: improved p_T resolution, possibility for vertex finding and track isolation




- Widely used feature extraction technique to find imperfect instances of objects within a space e.g tracks in our tracker hit map
- Search for primary tracks in the r- ϕ plane, using the parameterisation (q/ p_T , ϕ_0)
 - Stub positions correspond to straight lines in Hough Space
 - Where 4 or more lines intersect -> track candidate



















Each sub-sector (18 η , 18 ϕ) implemented as a fully independent, pipelined 32 x 64 array

 p_T estimate from stacked modules used to constrain allowed q/p_T space



- 1) Book keeper receives stubs and propagates to each q/p_T column in turn.
- 2) The corresponding φ of the stub for the column is calculated and the appropriate cell(s) are marked
- 3) Candidates marked with stubs from> 4 layers propagate back to the BookKeeper for read-out




Latency ~1 µs including sort/pre-processing


Imperial College London Thomas James

TRACK FINDING ALGORITHMS

3D KALMAN FILTER (KF)

- Commonly used iterative algorithm; series of measurements containing inaccuracies and noise -> estimates of unknown variables
 - 1. Initial estimate of track parameters (HT seed) & their uncertainties
 - 2. Stub used to update state (weighted average)
 - 3. χ^2 calculated, used to reject false candidates, incorrect stubs on genuine candidates
 - 4. Repeat until all stubs are added






TRACK FINDING ALGORITHMS


3D TRACKLET


- Road search algorithm
 - Tracker divided into up to 27 sectors in φ,
 - Each with an independent processing board
 - For parallel processing each sector is divided into 16-24 sub-divisions (virtual modules) in φ , full z
 - Only required virtual modules (consistent with track $p_T > 2$ GeV) are connected

Seeding

- Pair of adjacent layers used to form seed called a tracklet with a set of initial track parameters
- > Seeding done in multiple disk/layer pairs in parallel with built in redundancy







Imperial College London Thomas James

TRACK FINDING ALGORITHMS

3D TRACKLET

Projection

- Tracklets + IP are projected to other layers
- Matching stubs are identified
- Calculate residuals between projection and matches stubs


Fit

- Linearized χ^2 fit used to calculate track params.
- Utilises tracklet params and residuals
- Complex calculations pre-computed and stored in look-up tables

corrections to tracklet
$$\delta \eta = M^{-1}D^TV^{-1}\delta f^m$$
 parameters
$$M = D^TV^{-1}D$$

$$D_{ik} = \frac{\delta f_i}{\delta n_i}$$

Tracklet wiring diagram



Tracklet algorithm latency $\sim 2-3 \mu s$

Duplicate Removal

- Check for tracks with shared stubs
- Retain the one with the lowest χ^2/ndf

L1 TRACK FINDING IN HARDWARE


DEMONSTRATOR SYSTEMS

- HT, KF and Tracklet algorithms proven to work in hardware demonstrators within 3-4 μs
- Using μTCA boards with Virtex-7 FPGAs
- Objective Run Monte-Carlo physics samples emulating conditions at HL-LHC through hardware demonstrator
- Compare hardware output directly with software emulator




CTP7-based demonstrator @ CERN/Cornell

Excellent performance demonstrated in hardware



MP7-based demonstrator @ CERN/UK




Imperial College London Thomas James

EMULATION RESULTS


TRACK FINDING PERFORMANCE


- Average track finding **efficiency** for **t**t̄ tracks > 95% (> 3 GeV)
- z_0 resolution ~ 1 mm (barrel)
- p_T resolution ~ 1% (barrel)
- Per event average ~70 tracks (3 GeV), ~200 (2 GeV) (tt̄ at 200 PU)



CMS Phase-2 Simulation Preliminary 0.8 0.6 0.4 0.2 With truncation Without truncation PPU>=0 PU>=140 PU>=240 PU>=240 PU>=140 PU>=200 Tracking particle p_ [GeV]

all tracks in $t\bar{t}$ events $p_T > 3 \text{ GeV}$






Imperial College London Thomas James

EMULATION RESULTS


TRACK FINDING PERFORMANCE


- Muon efficiency ~ 99%
- Electron efficiency ~90% above 10 GeV
- ▶ Fake rate ~10% can be reduced with BDT or tighter selection cuts
- Performs well up to 300 pileup






$\mu^+\mu^-$ in $t\bar{t}$ events $p_T > 3 \text{ GeV}$





 e^+e^- in $t\bar{t}$ events $p_T > 8 \text{ GeV}$





Imperial College London Thomas James


EMULATION RESULTS

TRIGGER PERFORMANCE

- Pileup rejection greatly improved by combining track and calo information
- Particle flow approach feasible at L1, and gives significant performance gains
- **Vertex finding** performance is function of number and p_T of tracks
 - Very successful for channels with high energy jets, ~robust to high pileup
 - Variety of algorithms being studied







from MC truth

Imperial College

London Thomas James


PROMISING EXTENSIONS TO L1 TRACK FINDING

DISPLACED TRACKING


Possible with both HT+KF and tracklet algorithms, up to ~5 cm


Motivation

- Lots of **interesting physics** with displaced tracks e.g rare Higgs decay to a long lived (dark matter) φ (~no background)
- Alternative to expensive dedicated experiments



- Challenges
 - No beam point constraint -> higher (but manageable) fake rates
 - Increased processing requirements truncation vs FPGA resources
- Adaptations
 - Size of HT cells must be increased
 - Tracklet must seed with stub triplets
 - Fitters do 5 param fit (d_0)







PROMISING EXTENSIONS TO L1 TRACK FINDING

BDT FOR FAKE TRACKS

- Gradient boosted decision tree, implemented in FPGA logic, to select and remove fake tracks after the track fit
 - Make a static, fully pipelined implementation of a pre-trained BDT ensemble
 - Train ensemble on a CPU (using scikit-learn)
 - Export trained ensemble to JSON file
 - Read by firmware
- 4 integer features
 - χ^2 , $|1/p_T|$, $|\tan \lambda|$, num. skipped layers
- ▶ 100 trees, depth 3
- Tuneable on eff. vs fake rate curve
- Latency ~30 ns only!





efficiency loss [%]	1.0	0.5	0.1
fake rate reduction [%]	70	50	35

TRACK FINDING HARDWARE

HARDWARE R&D

YUGE (uTCA):


- VU080/KU115/VU7P FPGA variants
- Zynq used for slow control
- Evaluation of 16-25 Gb/s links

Firefly rx/tx (capacity for 16 **28G** & 24 **16G** links each way)

2x QSFP28

1G Ethernet

Zynq



Firefly tx/rx


FPGA on ironwood socket VU80/KU115/VU7P

RTM power/ signal SERENITY (ATCA):

 Carrier card provides common board-level services e.g power, clock, monitoring, control

- Daughter card on interposer hosts data-processing FPGA(s)
 - Cards for KU115, KU15P, VU9P available/in development
- Control via an on-board PC, COM express
- Generic and flexible fw & sw development


FPGA
(e.g KU115)
daughter card
mounted on
Samtec Z-RAY
interposer



CONCLUSIONS

SUMMARY


- CMS needs tracks at L1 for HL-LHC pileup conditions
- Highly flexible track-finder/pattern recognition algorithms demonstrated in hardware
- Highly scalable, time/physical segmentation could be as large/small as required based on data rates




Thanks for listening

I look forward to answering your questions

- Proven with currently available hardware, that a level-1 track-trigger based on FPGA processing boards is a feasible and safe solution
- Adapting to latest trends in the community:
 BDTs and displaced tracking
- Lots of flexibility with an all-FPGA solution
- Plenty of time to improve and optimise algorithms for global trigger requirements





Imperial College London Thomas James


CONCLUSIONS

REFERENCES

- CMS Collaboration, "Technical Proposal for the Phase-II Upgrade of the CMS Detector", Technical Report CERN-LHCC-2015-010. LHCC-P-008. CMS-TDR-15-02, Geneva, Jun, 2015.
- CMS Collaboration, "CMS Technical Design Report for the Phase-2 Tracker Upgrade", Technical Report CERN-LHCC-2017-009. CMS-TDR-014, Geneva, June, 2017.
- G. Hall, "A time-multiplexed track-trigger for the {CMS} HL-LHC upgrade", Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 824 (2016) 292 295, doi:10.1016/j.nima.2015.09.075. Frontier Detectors for Frontier Physics: Proceedings of the 13th Pisa Meeting on Advanced Detectors.
- K. Compton et al., "The MP7 and CTP-6: multi-hundred Gbps processing boards for calorimeter trigger upgrades at CMS", Journal of Instrumentation 7 (2012) C12024, doi:10.1088/1748-0221/7/12/C12024.
- R. Aggleton et al., An FPGA based track finder for the L1 trigger of the CMS experiment at the High Luminosity LHC, Dec 2017, JINST 12 P12019, doi: 10.1088/1748-0221/12/12/P12019.
- M. Pesaresi, "Development of a new Silicon Tracker for CMS at Super-LHC". PhD thesis, Imperial College London, 2010.
- M. Pesaresi and G. Hall, "Simulating the performance of a p T tracking trigger for CMS", Journal of Instrumentation 5 (2010) C08003, doi: 10.1088/1748-0221/5/08/C08003.
- An FPGA-Based Track Finder for the L1 Trigger of the CMS Experiment at the High Luminosity LHC Presented at 20th IEEE-NPSS Real Time Conference, Padua, Italy, 5-10 Jun 2016, doi:10.1109/RTC.2016.7543102.
- An FPGA-Based Tracklet Approach to Level-1 Track Finding at CMS for the HL-LHC, Submitted to proceedings of Connecting The Dots/Intelligent Trackers 2017, Orsay, France, Jun 2017, arXiv:1706.09225v1

INTRODUCTION TO COMPACT MUON SOLENOID (CMS)

- Large, all-purpose detector, designed to investigate a wide range of physics (Higgs, Supersymmetry, Dark Matter). 20-40 simultaneous collisions (pileup) at 40 MHz
 - 1. Silicon strip tracker (~1.2m radius, 200 m² area), largest silicon tracker in operation
 - 2. Within **3.8 T** superconducting solenoid. **Transverse momentum (p_T)** measured with curvature in B-field
 - 3. Level-1 (L1) trigger, latency $O(3-4 \mu s)$, rejects uninteresting events, rate reduction O(x400)
 - 4. Data size/rate from tracker **too large** to use in L1-trig




LEVEL-1 TRACK FINDING

ARCHITECTURE

- ~4 μs available for track finding (~12.5 μs total @ L1)
- Proposal: Two layers of processing
- DAQ, Trigger and Control (DTC) layer
- Track Finding Processor (TFP) layer
 - Data-stream FPGA-based processing board
 - Processes up to $1/N_{\phi}$ of tracker in ϕ and 1/(time) multiplex period)

Choice of physical/time segmentation dictated by data rates out of the detector and into FPGA (possible options are 9x18, 18x6 ...)

- Time-multiplexed system
- Each TFP operates independently
- One TFP demonstrates full functionality



- > TFP receive data links from adjacent detector regions in φ
- Processing of subsequent events done on parallel independent nodes

