





# EXPERIMENTAL PERFORMANCE OF A HIGHLY-INNOVATIVE LOW-NOISE CHARGE-SENSITIVE PREAMPLIFIER WITH INTEGRATED RANGE-BOOSTER


A. Pullia, S. Capra

Dept. Of Physics, University of Milano, Milano, Italy INFN, Milano, Italy



#### Outline





Nuclear spectroscopy setups and issues

The fast-reset technique

The multi-channel fast-reset CSP
ASIC

**TRACE @ LNL** 

Experimental results




**Conclusions** 

GALILEO @ LNL

# 20th; Workshop Spectroscopic Chain UNEN












#### Effects of the saturation on the signal shape of a CSP







 Decay constant determined by the RC product of the CSP



- Corrupted energy information
- Dead time that can be much longer than the decay constant of the preamplifier




#### Towards a progressive integration of the front-end electronics





- Not suitable in case of high channel density
- Components tolerant to higher bias voltages -> High dynamic range
- Higher power consumption
- Design flexibility


- Suitable in case of high channel density
- Components tolerant to lower bias voltages -> Low dynamic range
- Low power consumption






#### The Fast-Reset Integrated preamplifier





- Realized in AMS C35 technology
- 8 channels for anodic signals and 1 channel for cathodic ones
- Power consumption: 12 mW/ch
- Risetime: 10 ns (4 pF det. And 1 pF FB)
- Power supply: ±2.5V
- Area = 10mm<sup>2</sup>





- Carrier: PLCC68
- Digital slow control with I2C engine
- Separate power rails for cross-talk reduction
- Equipped with Fast-Reset circuit
- Only one external component: the feedback resistor



#### The Fast-Reset Integrated preamplifier








- The Fast-Reset preamplifier is a CSP equipped with a Schmitt Trigger and a Current sink
- For under-threshold signals it works like a normal CSP
- In case of saturation the current sink is activated



#### The Fast-Reset Integrated preamplifier






normal CSP

In case of saturation the current sink is activated



### The Fast-Reset mode: Not only dead-time reduction But also High-resolution Spectroscopy









### The Fast-Reset mode: Not only dead-time reduction But also High-resolution Spectroscopy



Combining offline the information collected with the two operative modes we can reconstruct the energy spectrum over an extended range








### The Fast-Reset mode: Not only dead-time reduction But also High-resolution Spectroscopy








### Dependency of the energy measurement from the baseline value



- The digital TOT signal depends on the residual charge on C<sub>F</sub> before the reset process
- Need for an algorithm to correct this dependency
- Off-line digital correction: easy to implement but expensive in computational terms






### Dependency of the energy measurement from the baseline value



#### Pile-up effects at medium counting rate






### Dependency of the energy measurement from the baseline value



#### Pile-up effects at high counting rate









$$E_{DET} \propto V_{REF} = \alpha [I_{RESET} \cdot T - C_F \cdot (V_2 - V_1)]$$


Need to generate an auxiliary signal with amplitude V<sub>REF</sub> directly proportional to the energy of the last physical event (and that doesn't depend on the residual charge of past events!)











































#### Experimental results: linearity test





 2 pC to 10 pC charge signals injected on the input node of the CSP with a pulser through a 1 pF test capacitor




 The auxiliary TAC structure produces signals that are linear in amplitude with the energy!




#### Experimental results: linearity test





 2 pC to 10 pC charge signals injected on the input node of the CSP with a pulser through a 1 pF test capacitor




 The auxiliary TAC structure produces signals that are linear in amplitude with the energy!




#### Experimental results: baseline rejection





 3 pC charge signals injected on the input node of the CSP with a pulser through a 1 pF test capacitor. From 0 to 1pC of residual charge on the input node



 The auxiliary TAC structure produces signals that change in shape but keep the same amplitude!




#### Experimental results: Resolution






#### Amplitude histogram



2 pC to 10 pC charge signals injected on the input node of the CSP with a pulser through a 1 pF test capacitor. 100 signals acquired for each peak








#### Experimental results: Resolution





#### **Amplitude histogram**



 2 pC to 10 pC charge signals injected on the input node of the CSP with a pulser through a 1 pF test capacitor. 100 signals acquired for each peak

#### Peak resolutions

Input Charge [ pC ]	Signal amplitude [ mV ]	Peak width FWHM [ mV ]	Peak width FWHM [%]
2	49.394	0.210	0.43
3	74.073	0.243	0.33
4	99.329	0.229	0.23
5	125.33	0.296	0.24
6	151.08	0.247	0.16
7	176.39	0.227	0.13
8	202.56	0.269	0.13
9	227.03	0.291	0.13
10	252.27	0.347	0.14


BEST-CASE RESOLUTION OF 0.13% FWHM OF THE TOTAL ENEGY!




#### Conclusions



- A low-noise low-power CSP ASIC was presented with an innovative range-booster circuit
- The CSP meets the requirements of gamma spectroscopy (but also suitable for particle spectroscopy)
- The fast risetime enables to process the signals from this preamplifier with pulse-shape analysis algorithms
- An innovative technique was presented that extends the natural dynamic range of the preamplifier from 40 MeV to several hundreds of MeV
- The TTA algorithm was implemented in an analog circuit that performs the operation online and is not influenced by the signal's baseline







#### Perspectives





New ASIC preamplifier for signals with opposite polarities already submitted to the foundry

Extended tests on the chip (higher pulser energies, test with actual detector and cryogenic operation)

Finalization before end 2018 of the first TRACE detector array












#### Thank you

Special thanks to my supervisor Alberto Pullia Many thanks to Giovanni Vito for the help in the experimental tests



# Experimental tests with detector (previous chip version)








#### Low-pass filter







### 20th; Workshop Limits of the algorithm INFN



