



CMOS sensors in 110 nm with full depletion of 200 um and above

FRONT END ELECTRONICS 2018

Jouvence May 23th 2018 Jonhatan Olave On behalf of the SEED collaboration



- Motivation
- > The proposed monolithic sensor
- Prototypes produced
- > Test results
- Future plans

CMOS sensors in 110 nm with full depletion of 200 um and above

Monolithic sensors



NMOS	Diode	NMOS	PMOS
N+ N+ P-well	N-well	N+ N+ P-well	P+ P+ N-well
P-epitaxial layer			
P-substrate			

Monolithic technology

- Sensor and readout electronics are built in the same silicon wafer
- Low material budget
- Low cost because only one fabrication process is needed

Monolithic sensors



NMOS	Diode	NMOS	PMOS
N+ N+ P-well	N-well	N+ N+ P-well	P+ P+ N-well
P-epitaxial layer			
P-substrate			

Partially depleted

- The sensing region extends for few tens of um
- The charge collection is performed mainly by **diffusion**
- Collection time > 10 ns
- Competitive charge collection → **low efficiency**
- Maximum radiation tolerance ~10¹³ neq/cm²
- Low SNR

Monolithic technology

- Sensor and readout electronics are built in the same silicon wafer
- Low material budget
- Low cost because only one fabrication process is needed

Monolithic sensors



NMOS	Diode	NMOS	PMOS
N+ N+ P-well	N-well	N+ N+ P-well	P+ P+ N-well
P-epitaxial layer			
P-substrate			

Partially depleted

- The sensing region extends for few tens of um
- The charge collection is performed mainly by **diffusion**
- Collection time > 10 ns
- Competitive charge collection \rightarrow **low efficiency**
- Maximum radiation tolerance ~10¹³ neq/cm²
- Low SNR

Monolithic technology

- Sensor and readout electronics are built in the same silicon wafer
- Low material budget
- Low cost because only one fabrication process is needed

Fully depleted

- The charge collection is performed mainly by drift
- Fast charge collection (<10 ns)
- CMOS circuitry can be implemented
- Competitive charge collection is avoided → good efficiency
- High radiation tolerance
- Good SNR

CMOS sensors in 110 nm with full depletion of 200 um and above

Large depletion: approaches adopted



FD SOI

- Buried oxide used to separate the sensor from the electronics
- High resistivity substrate
- Buried oxide →gate effect
 →2 buried oxide layers used
- Radiation tolerance up to 10Mrad





Large depletion: approaches adopted



Y. Arai, IEEE IEDM 2017

FD SOI

- Buried oxide used to separate the sensor from the electronics
- High resistivity substrate
- Buried oxide →gate effect
 →2 buried oxide layers used
- Radiation tolerance up to 10Mrad

HV-CMOS

- High resistivity p-substrate (>2kΩ cm)
- The collector node is a deep nwell
- High voltages can be applied
- Fast charge collection
- High efficiency
- CMOS electronics built in the sensing node → high sensor capacitance → high noise





Large depletion: approaches adopted





Y. Arai, IEEE IEDM 2017

FD SOI

- Buried oxide used to separate the sensor from the electronics
- High resistivity substrate
- Buried oxide →gate effect
 →2 buried oxide layers used
- Radiation tolerance up to 10Mrad

HV-CMOS

- High resistivity p-substrate (>2kΩ cm)
- The collector node is a deep nwell
- High voltages can be applied
- Fast charge collection
- High efficiency
- CMOS electronics built in the sensing node → high sensor capacitance → high noise





J.P. Crooks, et al., IEEE TNS 2007

ALPIDE

- High resistivity p-substrate
 (> 1kΩ cm) + epitaxial layer
- Partial depletion
- Sensing node shielded by a deep pwell
- Small sensor capacitance
- Radiation tolerance (TID) up to 700 krad



The proposed monolithic sensor



- Goal: full depletion in 100-500 um. The present prototype is 300 um.
- Technology: 110 nm CMOS technology
- Sensor built on a high resistivity substrate
- Custom backside process developed in collaboration with an industrial partner
- The depletion starts from the backside
- At the backside, the main diode is surrounded by a guard-ring
- Both NMOS and PMOS transistors
- The pixel capacitance is kept low ~ 20 fF

Multiple guard rings protection

(*) not to scale

CMOS sensors in 110 nm with full depletion of 200 um and above

d above

Standard fabrication vs custom fabrication

Ingredients for reliability

- The bias voltage high enough to reach the full depletion avoiding an early punch through
- The difference between the punch through voltage and the full depletion voltage must be maximized. This allows to increase the electrical field and thus to get a much faster charge collection.



STANDARD CMOS

• The **maximum n-well** voltage allowed: 1.2 V



CMOS sensors in 110 nm with full depletion of 200 um and above

d above

Standard fabrication vs custom fabrication

Ingredients for reliability

- The bias voltage high enough to reach the full depletion avoiding an early punch through
- The difference between the punch through voltage and the full depletion voltage must be maximized. This allows to increase the electrical field and thus to get a much faster charge collection.



• The **maximum n-well** voltage allowed: 1.2 V

Jonhatan Olave

The use of a **n-epi layer** allows to increase the punch though voltage allowing the full depletion also with low voltage CMOS process.



Set of prototypes



Complete monolithic sensor



Technology	110 nm double side CMOS technology
Metal layers	6
Size	2 X 2 mm ²

Test chip



• Wafers with small different epitaxial layer thickness have been used for the production



- **MATISSE is a full monolithic sensor** with embedded electronics on board.
- The electronics built on the top side is compatible with a standard CMOS process fabrication flow
- On the top a matrix array of 24 x 24 pixels is built
- Each pixel implements an analog readout in **global shutter**

Guard Ring

MAIN REQUIREMENTS OF MATISSE		
Technology	CMOS BSI 0.11 µm	
Voltage supply	1.2 V	
Measurements	Hit position Energy Loss	
Number of channels	24×24	
Input dynamic range	up to 24 ke ⁻	
Sensor capacitance	$\sim 40~{\rm fF}$	
CSA input common mode voltage	> 600 mV	
Local memories	2 (~70 fF each)	
Noise	< 100 e ⁻	
Shutter type	Snapshot shutter	
Readout type	Correlated Double Sampling Double Sampling	
Readout speed	up to 5 MHz	
Other features	Internal test pulse Mask mode Baseline regulation	

Pixel architecture





<u>ANALO</u>G

- Amplification stage
- Two memories
- Two buffers to drive the transmission bus
- Test pulse injection system
- Baseline regulation system

DIGITAL

- Logic for masking
- Registers for local programming
- Large digital buffer to test the digital noise injection from digital circuits

Large digital buffer

The analog in-pixel electronics





CMOS sensors in 110 nm with full depletion of 200 um and above

The analog in-pixel electronics



• Analog gain defined as 1/C_f









• Analog gain defined as 1/C_f





- Analog gain defined as 1/C_f
- Analog buffer based on a switched opamp amplifier → high dynamic range



ELECTRONICS 2018

END

FRONT



CMOS sensors in 110 nm with full depletion of 200 um and above

Jonhatan Olave





CMOS sensors in 110 nm with full depletion of 200 um and above

Jonhatan Olave





CMOS sensors in 110 nm with full depletion of 200 um and above

Readout scheme



- Matrix arranged in **four sectors** each made by 6 x 24 pixels
- Readout managed by a End of Column logic
- Each sector has two analog outputs sent off-chip



The readout logic



- Matrix arranged in **four sectors** each made by 6 x 24 pixels
- Readout managed by a End of Column logic
- Each sector has two analog outputs sent off-chip
- Column and row selection performed by means of two clock signals
- The logic based on rolling shutter
- The four sectors can be readout in parallel







Depletion studies





- In full depletion the capacitance is 2.7 fF in agreement with what have been measured in test structures
- The 1/C² follows the expected trend of an asymmetric p-n junctions with doping concentration of the substrate only at low voltages



Depletion studies





- In full depletion the capacitance is 2.7 fF in agreement with what have been measured in test structures
- The 1/C² follows the expected trend of an asymmetric pn junctions with doping concentration in the order of 10¹²cm⁻³ only at low voltages
- I-V shows leakage currents of few nA up to 180 V
- Maximum voltage before breakdown is 240 V



Depletion studies (II)





• At 100 V the leakage current injected to all the channels generates the saturation of the whole matrix

Depletion studies (II)





- At 100 V the leakage current injected to all the channels generates the saturation of the whole matrix
- At 110 V the depletion region reaches the topside. First, the pixels in the middle sees the effect of depletion. External pixels still receive a high leakage current

Depletion studies (II)





- At 100 V the leakage current injected to all the channels generates the saturation of the whole matrix
- At 110 V the depletion region reaches the topside. First, the pixels in the middle sees the effect of depletion. External pixels still receive a high leakage current
- For voltages higher than 140 V, the channels do not see any leakage current at the input transistor
- Parasitic currents along the chip edge has been observed. They are collected by the guard ring built around the matrix array

Electrical test (I)





- The baseline regulation system allows a regulation between 400 mV 700 mV
- Linearity has been explored with test pulse injections: excellent linearity observed in the full range.
- Thanks to the versatile test pulse injection system also negative pulses can be used to explore the region below the baseline
- The comparison with schematic and post layout simulations shows a slightly smaller gain. Parasitics increases the effective feedback capacitance → analog gain is slightly smaller than simulations

Electrical test (II): noise



- Noise is measured as the standard deviation of the baseline distribution.
- All the sectors have similar noise performances
- Noise is 420 ADC counts 50 electrons of noise
- Digital noise with frequencies up to 1.6 Mhz does not give any effect on the analog noise

The analog circuitry is well isolated by the digital circuitry built on the pixel cell



600

 χ^2 / ndf

р0 р1

800

1000

1600





Sample

5.504 / 15

1400

Frquency [Hz]

 51.52 ± 1.991

-1.429e-006 ± 2.192e-006

1200



Voise [electr

20

200

Xray measurements



2018

ELECTRONICS

FRONT END

- Calibration made by means of the facility for total dose RP-149 Semiconductor Irradiation System.
- A monochromator has been used to get a monochrome spectrum.
- Two different energies selected: 7 KeV and 8.7 KeV.



Measurement with 55Fe





- The four sectors exhibit very similar analog gain
- The measurement has been used to calibrate the analog gain to 116 mV/fC
- FWHM is 1300 eV which is not enough to see the secondary peak → more statistic is required

Laser measurements

- The metal fillers of the channel has been designed so that left free the pixel centre for optical measurements.
- A laser of with a wavelength 1060 nm has been used for the • measurements
- The laser spot has been focused up to reach a diameter 8 um
- Laser sent to 16 pixels in the matrix .

Non focused pulse



an

300

100

ugis 200.

I ow metal







500

400

300

200

100



2018 **ELECTRONICS** FRONT END

CMOS sensors in 110 nm with full depletion of 200 um and above

Test chip description



Technology	BSI CMOS technology
Metal layers	6
Substrate	High resistivity (n-type)
Size	2 X 2 mm ²
Test structures	Test diodes Test matrices





MOS capacitor

- The MOS capacitor is built for quality verification purposes of the BSI layers.
- The insulator is the same one used to build the guard-rings of the diodes and matrices
- Area: 300 μm X 300 μm
- Used to study parameters like the thickness oxide, the trapped charge concentration.

Test diodes



- Area: 200 μm X 200 μm
- **8 different diodes** implemented to determine the optimal GR structure
- Diodes differs by the **number of rings** and **pitch** used to build the guard-ring.
- Two groups:
 - Pitch 6 µm: 5, 20 and 30 rings
 - 10 rings: pitch of 5, 6 ,7 and 8 μm

Test diodes

Pseudo-matrices



- Area: 200 μm X 200 μm
- 8 different diodes implemented to determine the optimal GR structure
- Diodes differs by the **number of rings** and **pitch** used to build the guard-ring.
- Two groups:
 - Pitch 6 $\mu m:~$ 5, 20 and 30 rings
 - 10 rings: pitch of 5, 6 ,7 and 8 μm

- Three matrices with different pixel sizes has been developed: 10 μm (8 x 9), 25 μm (16 x 18) and 50 μm (40 x 45)
- On the top side is built the deep-pwell required to implement the CMOS electronics
- No electronics is built on the pseudo matrices
- Each pixels has a collector node (nwell) in the middle
- All the collector nodes of a matrix are shorted and connected to a PAD

Test chip





FRONT END ELECTRONICS 2018

CMOS sensors in 110 nm with full depletion of 200 um and above

Jonhatan Olave

10 GR-7P





Test results



Test diodes: IV curves



ELECTRONICS 2018

FRONT END



- The breakdown voltage for all the samples is higher than 400 V. Only for the diode without GR the current suddenly increases around 180 V.
- Diodes placed far from the chip edge have in general low leakage current. Good results are obtaining with the guard-ring made by 10 rings with pitch of 6 um. In this case leakage is kept below 3 nA up to 400 V.

Test diodes: Irradiation tests

The irradiation tests have been carried out at the INFN of Padova. The facility is the RP-149 Semiconductor Irradiation System from Seifert equipped with a X-ray tube based on a tungsten anode.





Test diodes: IV curves before and after irradiation



- The test diodes have been irradiated up to 1 Mrad and 10 Mrad
- All diodes behave in similar way: the effects of irradiation contrast the trapped charge in the oxide allowing to recover the guard-rings. Two effects are observed: the breakdown moves towards high voltages and the leakage slightly increases as expected but it is still below 1 nA



Summary



- First production: **300 um thick monolithic sensor** developed and tested with excellent results
- The full depletion has been proved by means of leakage measurements
- Test structures has been developed to prove the possibility to increase the maximum sensor bias voltage up to 1000 V
- The embedded electronics has been tested with good results. Test on the digital part guarantee the optimal isolation between the analog and digital domain

Future work

Measurements to complete the sensor characterization:

- Dedicated laser measurements to study the charge collection
- Measurement of the collection time with a laser an external amplifier
- Studies of radiation damage with neutrons (IEL and NIEL)
- Beam test is planned at the end of 2018

New run with different substrate thickness:

- 100 150 um
- 500 um

We kindly acknowledge the SEED collaboration (INFN sections of Torino, Padova, Perugia, Frascati) for the support and the following funding agencie:

INFN – R&D committee 5

Thank you for your attention

Backup slides



Test matrices: CV curves





 The C-V characteristic guarantees the full depletion for voltages around 150 V but the trend does not highlight the voltage value when this happens due to the effect of the guard rings at low voltages.

CMOS sensors in 110 nm with full depletion of 200 um and above



The **DAQ box** box is based on a commercial FPGA and a custom analog board with 5 independent channels each with a 100 MS/s 14 bit Analog to Digital Converter (ADC).

CMOS sensors in 110 nm with full depletion of 200 um and above

The pixel cell





CMOS sensors in 110 nm with full depletion of 200 um and above

Power consumption

-



SYSTEM	SUPPLY [V]	MEASURED [mW]
motherboard	±5	2000
motherboard	1.2	0.54
ASIC (static)	1.2	3.84
ASIC (transmission)	1.2	13.2
Channel (static)	1.2	6×10^{-3}

CMOS sensors in 110 nm with full depletion of 200 um and above

Leakage





CMOS sensors in 110 nm with full depletion of 200 um and above