

# Development of MAPs frontend for the ILC tracking detectors

Andrei Dorokhov on behalf of the PICSEL group  
IPHC-IN2P3-CNRS /Université de Strasbourg



**11<sup>th</sup> INTERNATIONAL MEETING ON  
FRONT-END ELECTRONICS  
FOR PARTICLE PHYSICS, PHOTON SCIENCE AND RELATED APPLICATIONS**

*Jouvence, Canada  
20- 25 May 2018*

# Contents


- Requirements, motivations
- Amplifier schematics and simulations
- Tests and results
- Summary and future plans

# Requirements for ILC vertex detector and analogue front-end circuit requirements

1.  $\sigma_{sp} < \sim 3 \mu\text{m} \rightarrow 22 \mu\text{m}^2 \text{ pixel}$ 
  - digital part is a fraction  $> 0.5$  of this area, less room for the analogue part
2.  $< 1-2-4 \mu\text{s}$  readout time (depending on layer)
  - particle response pulse duration less than then the readout time
  - time walk at least  $< 500 \text{ ns}$  (bunch crossing time) or ideally  $< 50\text{ns}$  for the full range
3.  $\sim 100 \text{ mW/cm}^2 = 1 \text{ nW}/\mu\text{m}^2$  ( $< 500 \text{ nW/pixel}$  )
  - only small fraction  $< 100 \text{ nW/pixel}$  of is dedicated to analogue front end


**Motivations for R&D: small power consumption ( $< 100\text{nW}$ ) and small pulse duration ( $< 3\mu\text{s}$ ) is possible to reach with amplifier used in Alice and currently implemented in MIMOSIS chip for CBM, however can we still reduce power and response time by few times (not by optimisation by design parameters)?**

# Schematics of amplifier



second stage similar feedback principle as in Alptide amplifier, but larger voltage swing and output offset control range

# Schematics of amplifier / layout $\sim 200 \mu\text{m}^2$




# Simulations

output waveform for 50 to 1600 electrons input charge with step of 50e  
total bias current 48 nA, feedback current 2.25 nA


## Transient Response

Name	Q in
/Out	50
/Out	100
/Out	150
/Out	200
/Out	250
/Out	300
/Out	350
/Out	400
/Out	450
/Out	500
/Out	550
/Out	600
/Out	650
/Out	700
/Out	750
/Out	800
/Out	850
/Out	900
/Out	950
/Out	1000
12 more ...	




# Simulations


$t_{\text{peak}}$ , ns




$t_1$ , ns



gain, mV/e




$t_2$ , ns






# Simulations mismatch parameters, $Q=100e$


$t_{peak}$ , ns




$t_1$ , ns



gain,  $\mu V/e$



$t_2$ , ns




3

8



# Test chip and measurements


- matrix of amplifiers has been implemented in a small size 2x2 mm chip in 0.18  $\mu$  technology (EPI HR 18  $\mu$ m), amplifier area < 200  $\mu$ m<sup>2</sup>



- multiplex buffered (source follower) output of each amplifier to one analog output and record waveforms from injected charge
- there are two versions with same amplifier and different charge sensing diode connections: DC coupled and AC coupled, the AC coupled allows for a bias voltage up to 40 V


# Measurements

Pedestal dispersion (mV) for 48nA bias current as a function of feedback voltage, before and after correction (\*) spread of source followers removed




pedestal dispersion two times larger than in simulation, but still OK

Simulations mismatch




# Measurements

Bias current (total) as a function of bias voltage




good agreement with simulations  
( $<50\%$  discrepancy)

Simulations of total bias current



# Measurements of leakage current for AC coupled pixels

I leakage , averaged (over 1792 pixels) per diode for two chips (squares and stars)




# Waveform measurement/analysis procedure

- charge is injected by pulse via coupling capacitance
- ~500 waveforms recorded from each amplifier (of 1023)
- peak, gain, peak position, t1 and t2 are extracted for each amplifier
- then pixel-to-pixel variation of extracted parameters is evaluated for a fixed amplifier bias voltage but for different feedback bias voltage




# Measurements, Ibias=48nA, Qin=100e Vfeedback=280mV~>2.25nA

peak time,  $\mu\text{s}$




gain, mV/e




variation is much larger (~10 times) than in MC simulations, but variation of parasitic capacitance was not taken into account





t2,  $\mu\text{s}$







ENC, e







# Measurements, Ibias=48nA, Qin=100e







# Measurements, $Q_{in}=100e$ $I_{bias}=20nA$ (left)/ $48nA$ (right)



# Measurements, Ibias=20nA, Qin=100e, chip1(left)/chip2(right)



# Measurements, I<sub>bias</sub>=48nA, Q<sub>in</sub>=100e, AC version





# Conclusions and future plans

1. new version of amplifier for MAPS has been designed and tested:
  - it shows that one can fulfill ILC requirements, power < 100nA & time walk < 500ns, pulse duration < 1 $\mu$ s
  - larger dispersion of parameters than simulated
  - RTS noise observed
  - AC coupled diode version working, but more sensitive to bias voltages
2. optimizations are in progress
3. irradiation tests are in progress

**Thank you for your attention !**