


# Frontend and backend electronics for the New Small Wheel Upgrade of the ATLAS muon spectrometer

Xu Wang

University of Michigan

On behalf of the ATLAS Muon Collaboration

TWEPP 2018





# Outline


- ❑ ATLAS NSW Upgrade
- ❑ NSW Readout Chain
- ❑ NSW Trigger Chain
- ❑ NSW Frontend and Backend Electronics

# ATLAS NSW Upgrade

# Atlas Experiment at CERN



Small Wheel






New Small Wheel

## LHC Upgrade:

After the LS2 (2019-2020), LHC reaches design energy 14 TeV and increases collision intensity  $L=2-3 \times 10^{34} / \text{cm}^2/\text{s}$

After the LS3 (2023-2024), LHC moves to High Luminosity LHC (HL-LHC) phase and increases collision intensity to  $L=5-7 \times 10^{34} / \text{cm}^2/\text{s}$

# The upgrade of NSW








- ❑ Current Small Wheel Chambers will lose efficiency at high rate

- ❑ 90% of the current End-cap muon triggers are fakes

NSW:

- ❑ A set of precision tracking and trigger detectors able to work at high rates
- ❑ Will provide online high quality ( $\Delta\theta \sim 1$  mrad) IP pointing segments
- ❑ <1035ns latency to be in time with Big Wheel trigger ( $\sim 500$  ns for fiber)
- ❑ 95% on-line track reconstruction efficiency
- ❑ Significant reduction of fake Level-1 muon triggers

# NSW structure




**Small-strips Thin Gap Chamber(sTGC):**  
 Mainly for trigger, also for precision tracking  
 Good timing resolution: Drift time for most electrons < 25ns  
 Better than 1mrad angular resolution

**Micronegas(MM):**  
 Mainly for precision tracking, also for trigger  
 Space resolution < 100  $\mu\text{m}$  independent of track incidence angle  
 Good tracking due to 0.4mm readout strips  
 Low operating HV at 550V

# NSW Electronics

Poster #67



➔ sTGC Trigger     
 ➔ MM Trigger     
 ➔ NSW Readout

## Radiation tolerant ASICs:


- ▶ VMM (amplifier, shaper, discriminator)
- ▶ Read Out Controller (ROC)
- ▶ Trigger Data Serialiser (TDS)
- ▶ Address Real Time (ART)
- ▶ Slow Control Adapter (SCA)
- ▶ GigaBit Transceiver (GBTX)

## PCBs:

- pFEB/sFEB(sTGC pad/strip front-end board)
- MMFE8(Micromegas front-end board)
- L1DDC(Level-1 Data Drive Card)
- Pad Trigger
- Router
- ADDC
- FELIX(Front-End Link eXchange)
- Trigger Processor


# NSW Readout Chain

# NSW readout chain




pFEB/sFEB

STGC




STGC L1DDC

GBTX





MMFE8

MM




MM L1DDC

GBTX







# VMM Interface




# ROC(Readout Controller) ASIC




Block Diagram for ROC

- ❑ ROC interface up to 8 VMMs, 2 input lines per VMM chip ,512Mbps effective bandwidth
- ❑ Decodes and forwards TTC signals (e.g. BCR,L0A) to the VMMs, distribute BC clocks
- ❑ Captures the Level-0 selected data from the VMMs, selects Level-1 matching data, formats and sends via E-link
- ❑ 4 sROC is connected upstream with the L1DDC board via E-link, at up to 640 Mbps speed

# L1DDC and GBTX



- ❑ The GBTX is a radiation tolerant chip that can be used to implement multipurpose high speed (3.2-4.48 Gb/s user bandwidth) bidirectional optical links for high energy physics experiments.
- ❑ Allow a single bidirectional link to be used simultaneously for data readout, trigger data, timing control distribution, and experiment slow control and monitoring.




The Level-1 Data Driver Card (L1DDC) is an intermediate board that aggregates and transmits the Level-1 data (time, charge and strip address corresponding to a single hit) from multiple front-end (FE) boards to FELIX



Poster #71

3 different types of L1DDC in NSW upgrade


# FELIX (Front-End Link eXchange)



- ❑ FELIX is a router between front-end serial links and a commodity network, which separates data transport from data processing.
- ❑ Routing of detector control, configuration, calibration, monitoring and detector event data
- ❑ TTC (Timing, Trigger and Control) distribution integrated Configurable E-links in GBT Mode
- ❑ Detector independent

## FLX-712 (or BNL-712)


- Final production board
- Xilinx Kintex UltraScale XCKU115
- 48 optical links (MiniPODs)
- TTC input ADN2814
- PCIe Gen3 x16 (2x8 with switch)
- Si5345 jitter cleaner





Block Diagram for FELIX

# NSW Trigger Chain

# sTGC Trigger Chain





# TDS(Trigger Data Serializer)



Block Diagram for Strip TDS


The TDS ASIC is responsible for preparing trigger data for both sTGC pads and strips, performing pad-strip matching, and serializing data for transmission to the circuits on the rim of the NSW detector.

# MM Trigger Chain



- ❑ MM trigger is relatively simpler due to the 0.4mm strip pitch, just recording the strip number with the earliest hit across the chip will be good enough
- ❑ Each VMM sends the address (channel #) of only its first hit in each proton-proton collision to an ART (Address in Real Time) ASIC located on a so-called "Art Data Driver Card" (ADDC) located on-detector
- ❑ The ART ASIC chooses at most 8 addresses from 32 VMMs to an on-board GBTX which will forwards to the MM Trigger Processor


# Trigger Processor



Data format for 1 segment

Field	sTGC hit	MM hit	$\Delta\theta$ (mrad)	$\phi$ index	R index	Spare
#. of bits	2	2	5	6	8	1
Resolution:			1 mrad	20 mrad	0.005 ( $\eta$ )	

Segment pointing (points to  $\Delta\theta$ )  
Projection on BW RoI (points to  $\phi$  index and R index)



Information sent from TP to SL


- ❑ R- $\phi$  pointing to Big Wheel regions of interest (RoI)
- ❑  $\Delta\theta$  between local segment slope and slope of “IP pointing” track

- ❑ MM & sTGC trigger processor located on FPGA-based ATCA Mezzanine Cards
- ❑ Independent trigger path and algorithms on different FPGAs for sTGC&MM
- ❑ Creating powerful redundant trigger system with sufficient resolution

# NSW Frontend and Backend Electronics



# On RIM Electronics




- ❑ 1 RIM box per sector
- ❑ Commercial boxes and electronics will be used
- ❑ 32 RIM-L1DDC
- ❑ 32 Pad trigger boards
- ❑ 256 Routers boards

# Summary

- ❑ NSW electronics will be able to cope with the high data rates of the HL-LHC under a harsh radiation environment
- ❑ All the ASICs and PCB prototypes has been demonstrated during the latest integration week
- ❑ Preproduction for the ASICs and PCBs are ongoing or scheduled
- ❑ Final integration will be performed next year

Thank You!



# SCA(Slow Control Adapter) ASIC



## SCA ASIC

- Interfaces with the GBTx via E-link at a speed of 80 Mb/s, over the HDLC protocol
  - Configuration all the ASICs and FPGAs on NSW boards (FEB, Pad Trigger, Router, ADDC, L1DDC etc)
  - Configures chips over I2C (ROC, TDS, ART), SPI (VMM), JTAG (FPGA)
- GPIOs for Reset, Mode Select and Error Monitoring
- ADCs for calibration, current and temperature monitoring etc

# Sector Logic




- ❑ The NSW muon candidates are sent to the Sector Logic to confirm muon candidates found in other muon detector(eg. Big Wheel)
- ❑ 1016 ns latency from initial p-p collision to NSW TP sending out the segments



# Pad Trigger and Router

Pad Trigger





Router



- ❑ Functionality: Two 3 out of 4 pad coincidences per BC to form pad trigger road (tag BCID, define strip band to be read out)
- ❑ 1 board per sector
- ❑ Inputs: 6 cables, 24 pad-TDSs at 4.8 Gbps
- ❑ Outputs: 24 cables, 24 x 7 lines at 640 Mbps to sFEB, including 320 MHz clock, trigger enable, trigger BCID and trigger band-phi ID
- ❑ trigger optical data to NSW trigger processor

- ❑ Functionality: Collect data packets from active TDSs and transmit data to trigger processor
- ❑ 1 board per detector layer per sector
- ❑ Input: from 9 strip-TDSs per plane, each at 4.8 Gbps
- ❑ Output: 4 fibers (Up to 6.4 Gbps per link with baseline FPGA)


# sTGC Trigger Processor Algorithm




LL\_sTGC\_trigger\_calc\_V02

- ❑ Layer centroid calculated using strip charges on each sTGC layer
- ❑ Two quadruplet centroids(averages centroids) calculated to define the segment pointing( $\Delta\theta$ )
- ❑ R-index calculated based on pivot quad. Centroid and segment pointing
- ❑  $\phi$ -index directly available from pad trigger


# MM Trigger Processor Algorithm



x: horizontal strip (2 plans per quad.)  
 u,v: stereo strip (1 each per quad.)



- Global slope: average of x/u/v slopes
- Local slope: least square fit of x plane slopes (n=2,3,4)



- ❑ Translate hit addresses into slopes by dividing detector into “roads”
- ❑ Use circular buffer to look for coincidences between the roads
- ❑ Calculate local and global slopes for track candidates using LUTs