



Contribution ID: 179

Type: Poster

Design and characterization of a high speed transmitter circuit for the ATLAS/CMS HL-LHC pixel readout chip

Tuesday 18 September 2018 17:50 (15 minutes)

In order to satisfy the high output bandwidth requirement imposed by the HL-LHC, a high speed transmitter circuit was designed and integrated into the RD53A demonstrator chip for the HL-LHC pixel detector. A CDR/PLL circuit recovers clock from the 160 Mbps incoming data, and provides high speed clock to the serializer, where the 1.28 Gbps output stream is formed. The output stage employs a three-tap current-mode logic driver with adjustable tap coefficient for optimal pre-emphasis. Each RD53A chip includes four output lanes, offering in total 5.12 Gbps output bandwidth. The circuit topology as well as measurement results will be presented.

Summary

Authors: WANG, Tianyang (University of Bonn (DE)); T., Hemperek; HÜGGING, F.; KRÜGER, H.; MOUS-TAKAS, K.; RYMASZEWSKI, P.; VOGT, M.; WERMES, N.

Presenter: WANG, Tianyang (University of Bonn (DE))

Session Classification: Posters

Track Classification: ASIC