

The WaveCatcher systems:

2 to 64-channel 12-bit 3.2GS/s oscilloscope-like digitizers, close to the picosecond level in timing precision

- Based on the **SAMLONG** Analog Memory ASIC • Sampling rate ranging between 400 MS/s and 3.2GS/s. • 1024 samples/channel
- 12 bits of dynamic range, working on 14 bits • Small signal bandwidth > 500MHz
- Sampling jitter < 5 ps rms at the system level
- Up to 64+8-channel synchronous system

<u>channels</u>	<u>8 channels</u>	<u>16 channels Board</u>	<u>64 channels</u>	<u>CAEN :</u>	
B powered	Desktop	or Deskton	<u>Mini-Crate</u>	8 to 16 channels	
USB WRVE CRICHER I2-BIT 3.255/5 DIGITIZER USB access USB access US					

• Advanced Oscilloscope-Like Software (Plug and Play)

• Embedded feature extraction: Baseline, Peak, Charge, CFD (TDC-like mode) ...

Why Analog Memories

Modern high-end ADCs have broken the GS/s frontier but their implementation becomes difficult. Their companion FPGAs have to be high end and the cost per channel explodes. The use of analog memories like **SAMLONG** makes it possible to perform high quality digitizing at low cost and with a low power consumption.



An analog Principle of memory: a write circular buffer: pulse is running readout can target along a folded an area of delay line (DLL). interest, which It drives the can be only a recording of subset of the signal into analog whole channel memory cells.





- Some advantages of the matrix structure: • Servo-controled DLLs permit accurate timing, stable with temperature.
- Input amplifier : stable high input impedance.
- 1 Amplifier/Line : better Bandwidth/
- Consumption Factor Of Merit
- Channel information spread over numerous lines permits fast readout.

The SAMLONG ASIC



- AMS CMOS 0.35µm technology.
- 2 differential channels with 1024 cells.
- Configurable by a SPI-like serial link.
- Embedded DACs for internal tuning • "Built-in TDC"
- 100,000 transistors, 11 mm2
- TQFP 100 14x14 package
- New: low noise 14-bit version has been designed and will be tested in October 2018



System Features

• Possibility to add an individual DC offset to each channel • Individual trigger discriminator on each

channel • Integrated **raw trigger rate counter** on



MotherBoards





each channel

The Sampling MATRIX

Our sampler chip is made of a matrix of **L lines** and

C Columns of analog memory cells. Its main clock

doesn't exceed 200 MHz. It is virtually multiplied

by 16 inside the chip thanks to the 64 vertical **servo**

controlled delay line loops (DLL). The input signal

is split in 16 branches, each housing a voltage buffer.

The chip behaves like an **analog circular buffer**

• External & internal trigger + different modes for **coïncidence** triggering • 2 extra memory channels for « digital » signals on 16-channel board => can be used as additional analog inputs • One **pulse generator** on each input • External clock input for multi-board applications (8, 16 & 64-channel) • Embedded USB, UDP and Gigabit optical interfaces (8, 16 & 64-channel) • Possibility to upgrade the firmware via USB

• Embedded charge extraction • Embedded signal **amplitude** and **baseline** extraction

• Embedded digital CFD for time measurement



Application Examples

These acquisition systems are used in test benches or experiences in a multitude of labs, projects and fields:

- particle beam monitoring
- accelerators
- R&D on detectors
- study of new fast photo-detectors (SiPMs, MCP-PMTs, MeshAPDs)
- new generation of detectors (LGAD, pico-second Micromegas, diamonds) for high energy physics
- research on TOF-PETs for medical imaging
- particle physics detectors...

housing 2 or 4 mezzanines. They permit separating the acquisition part from the specific front end part.

- The control and readout is possible through USB(2.0), UDP or Optical links (Ethernet over optical)
- The next step is to develop the 2.5 Gbits/s USB3



A Custom Control & Readout Architecture and Protocol



Time INL Calibration

Calibration method:

We send a **sine-wave** signal to even

then to pair channels, and we

- The Multi-Layer Parallel Interface aims at simplifying the communication between FPGAs located at different levels in the system. • The same firmware decoding
- blocks are implemented in the FPGAs independently of their hierarchy level in the system (same or different boards).

Software Libraries: Layer 2 LAL_USB_ML and LAL_UDP libraries have been developed to

Dedicated software and C-libraries

- A dedicated **Software**, compatible with all WaveCatcher modules (from the 2-channel module to the 64-channel crate) has been developed under Labwindows CVI. It permits configuring all the available parameters on the modules, visualising and saving data (ASCII or Binary) but also making different online histogramming of: Differential Time Jitter, Amplitude, Charge, Baseline, XY plots... Unfortunatey, this Software runs only on Windows. • A **dedicated C-library**, compatible with **Windows**
- and **Linux** allows the users to build their own DAQ software (via USB or UDP). It permits initializing, configuring and reading out the WaveCatcher Modules Documentation is available for Software, Library and Modules.



handle the ML communication protocol. UDP transfers are secured with warranty of **no data loss** thanks to a continuous handshake between the

2 pulses, 2.5 ns

risetime, 1.2V,

∆t ~ 10 ns

firmware and the library.

Calibration signal generator

A dedicated **website** houses all information and updates for Software, Firmware and Library.

Differential Time Jitter





5.07 ps rms measure the length of the zero-CFD points received from firmware 4.52 ps rms independent on channel location crossing segments (method we introduced in 2009) Differential jitter in 64-channel system [ps rms] A dedicated 16-channel sine-wave generator box has been developped for this purpose: less than 2 minutes are needed to calibrate a 16 channel board at a few ps level! Time INL after calibration Time INL before calibration -Ch8-Ch32 Ch8-Ch55 Ch25-Ch5 Delta t with cables [ns] 0.400 -10.300 Time difference (ns) 0.400 -10.300 Time difference (ns) 62.500 268.750 Time[20.00 ns/Div] ∆t measured Jitter on Δt measurement in the 64-channel The 2 pulses recorded by the ∆t measured by software by firmware system, measured with cables WaveCatcher board

Contacts: breton@lal.in2p3.fr, eric.delagnes@cea.fr, jmaalmi@lal.in2p3.fr

Fake signal

Fundamentals of time INL error

(same problem occurs with

interleaved ADCs)

real sample

Zero-crossing

segments of the

sine-wave are

considered as

straight lines

sample wo correction

TWEPP 2018 – September 17th- 21st 2018 – Antwerpen, Belgium