Implementing the High Precision Timing IP for Xilinx Ultrascale FPGA transceivers

19 Sept 2018, 17:15
15m
CAR 1.07 (class room)

CAR 1.07 (class room)

Speaker

Eduardo Brandao De Souza Mendes (CERN)

Presentation materials