



Contribution ID: 210

Type: not specified

Implementing the High Precision Timing IP for Xilinx Ultrascale FPGA transceivers

Wednesday 19 September 2018 17:15 (15 minutes)

Presenter: BRANDAO DE SOUZA MENDES, Eduardo (CERN)

Session Classification: Working groups