

# The End-of-Substructure (EoS) card for the Strip Tracker Upgrade of the ATLAS experiment

# Chaowaroj Wanotayaroj\*

Deutsches Elektronen-Synchrotron E-mail: ma.x@cern.ch

### **Harald Ceslik**

Deutsches Elektronen-Synchrotron E-mail: harald.ceslik@desy.de

### **Helmut Colbow**

Deutsches Elektronen-Synchrotron E-mail: helmut.colbow@desy.de

# Sergio Diez

Deutsches Elektronen-Synchrotron E-mail: sergio.diez.cornell@desy.de

### **Peter Goettlicher**

Deutsches Elektronen-Synchrotron E-mail: peter.goettlicher@desy.de

### Anastasiya Melnik

Deutsches Elektronen-Synchrotron E-mail: anastasiya.melnik@desy.de

# Marcel Stanitzki

Deutsches Elektronen-Synchrotron E-mail: marcel.stanitzki@desy.de

### Jonas Wolff

Deutsches Elektronen-Synchrotron E-mail: jonas.philipp.wolff@desy.de

For the ATLAS experiment a new Silicon tracker is necessary for the High-Luminosity Upgrade of the LHC. The main building block for the strip tracker is a module which consists of a silicon sensor, readout ASICs and a hybrid PCB. Up to 28 modules are placed on long substructures. An End-of-Substructure (EoS) card provides common connections for data, commands and power to the off-detector systems. Prototypes has been developed based on the GBTx and GBT-SCA chip family and SFP+ optical links to understand the design issues, the behavior of the EoS and the detector level integration. Presented will be the design of the electronics, the exercised tests for electrical behavior, mechanical deformation and thermal behavior.

Topical Workshop on Electronics for Particle Physics (TWEPP2018) 17-21 September 2018 Antwerp, Belgium

### \*Speaker.

<sup>©</sup> Copyright owned by the author(s) under the terms of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License (CC BY-NC-ND 4.0).

#### 1. Introduction 1

The High-Luminosity upgrade 2 for the Large Hadron Collider 3 (HL-LHC) will present a very 4 challenging environment for the 5 ATLAS detector. To cope with 6 this, the ATLAS inner tracker 7 (ITk) will be upgraded with a new 8 silicon tracker, consisting of the 9 pixel detector close to the interac-10 tion point and the strip tracker sur-11




Figure 1: The location of the EoS card.

rounding it. 12

The strip tracker[1] consists of two geometries, the barrel, built from "staves", and the two 13 endcaps, built from "petals". At the end of each stave or petal, there is an End-of-Substructure 14 (EoS) card placed on each side of the "ear" of the carbon-fiber structure (Fig. 1), one side is the 15 so-called master and the other the slave version. The EoS cards act as the interface between the on-16 detector modules of the corresponding stave or petal side and the off-detector components handling 17 data, command, and power delivery. 18

#### 1.1 The End-of-Substructure Card 19

The major active components of the EoS card are developed by CERN as radiation-hard 20 ASICs. At the heart, up to two low-power Gigabit Transceiver (lpGBT) ASICs provide clock 21 and control data for the front-end ASICs on the downstream and up to 28 "Elinks" for the upstream 22 data each running at 640 Mbit/s. The bi-directional optical link (VL+) connects the EoS with the 23 off-detector systems at 10 Gbit/s links. Additionally, there are two DCDC converters on the EoS, 24 providing 1.2 V and 2.5 V for the lpGBT and VL+, respectively. These, along with other passive 25 components, are populated on an industrial-standard multilayer PCB - the EoS cards. 26

The detector design and assembly re-27 quires the total thickness of the EoS to be 28 less than 5 mm. On the other hand, there 29 must be sufficient spacing between the high 30 speed signals to limit the cross talk. Af-31 ter balancing the two requirements, the EoS 32 PCB was designed to have twelve layers with 33 a nominal thickness of 1.6 mm and a 1.8 mm 34 maximum allowance. This makes it possi-35

- ble to fit every components within 5 mm after 36
- population but contains two inner impedance 37
- controlled  $100 \Omega$  layers and two high capac-38




Figure 2: A 3D drawing of the EoS card.

- itance power-ground structures. Even if they are thick, the impedance control layers have to be 39
- inner layers because the lower layer will be glued to a conductive carbon-fiber structure. One ex-40
- ception is the DCDC converter, which has to follow a strict guideline developed by CERN DCDC 41

converter team and will exceed the 5 mm limit when combined with a 1.6 mm PCB. To overcome 42 this issue, the DCDC converter module will be developed separately using a simpler and thinner 43 PCB design, and the EoS board will have a cutout in the PCB for its placement (See Figure 3). The 44 0.5 mm pitch ball-grid-area of the lpGBT is connected by two micro-via layers and buried vias. 45 The 5 mm limit on the PCB thickness also implies that there is no easy way to place a common 46 connector for external power and monitoring on the main part of the EoS. Therefore a flexible part 47 of the PCB has been added to connect to a separated stiff part that host these connectors. This 48 makes it possible to locate the connectors for external cables where there is more space, easing 49 the mechanical integration for the full tracker. An additional high density connector is introduced 50 between master and slave to collect all signals from one EoS region into one external connector to 51

<sup>52</sup> cope with space and cabling requirements.

The EoS-cards will be designed in ten variants as a compromise between easier adjustments of a PCB design than general mechanical constrains and design, manufacturing quality control issues of more variants with lower production volumes. These variants cover master and slave, mirrored versions, different flex-lead connections and versions for 14 and 28 upstream Elinks. All tall components, specially the DCDC converters, will be located on the master side and signals guided through the interconnection of master and slave, to allow the slave side in most regions to be designed even thinner than 3 mm.

### 60 2. Prototypes

The lpGBT, VL+, and DCDC converter
are still in development. To learn about the
implementation of both hardware and software, we have built several prototypes using

- es available components. Instead of the lpGBT,
- 66 we used its predecessors GBTx[2] and GBT-
- 67 SCA. They are the gigabit transceiver and
- 68 dedicated slow-control ASIC, respectively.




Figure 3: Master prototype of EoS

<sup>69</sup> The VL+ is replaced with the small form-factor pluggable (SFP+). The 1.2 V and 2.5 V are supplied <sup>70</sup> using a commercial DC power supply.

We have used CERN's reference design for GBTx and GBT-SCA implementation, the VLDB, as a starting point for both hardware design and software development. GBTx-based prototypes for masters and slaves has been developed (Fig. 3) in two iterations. Minor faults were identified in version 0 and have been fixed. The latest version 1 has no outstanding issue. All components except the SFP+ fulfill the height requirement. They can be reused including the circuit around for the final design. The SFP+ will be replaced by the specially developed VL+ device.

# 77 3. Test Results

### 78 **3.1 Functionality Tests**

The first set of tests are the basic property tests. We tested the isolation of the high-voltage (HV) lines, the line resistor of the low-voltage (LV), HV, and thermistor (NTC) lines. The electrical

strength and the residual current of the HV lines were tested at 1.5 kV for 60 seconds. The current
on the LV lines had been checked. No issues were found on either master or slave prototypes.

<sup>83</sup> The next step is to test the functionality of the active components. For that, the optical con-


<sup>84</sup> nection has to be established. A firmware for Xilinx KC705 FPGA board and an accompanying

PC software to configure, read, and write to both GBTx and GBT-SCA had been developed. The

<sup>86</sup> GBT-SCA had been tested; we can read the unique ID, as well as controlling the I<sup>2</sup>C bus, general

<sup>87</sup> purpose input/output, ADC, and DAC on the chip. The clock and Elink signals from GBTx had

been measured. The eye diagrams show open eyes, and the signal quality is good, as seen in Fig. 4.



(a) Clock at lowest and highest frequencies

(b) Elink: Differential and common mode for repetitive pattern "0001" at 160 Mbit/s

Figure 4: Output signals from the EoS.

### 89 3.2 Thermal and Flatness Tests

Preliminary thermal and flatness tests can help identify any potential cooling issue. The thermal measurement was done without active cooling using an infrared camera. The EoS was put in front of a mirror so both side can be measured simultaneously. However, this implies that the results for the front side will be off by a certain number (the exact number is not necessary for our current needs). The GBTx warmed up quickly after powered on and the PCB was shown to be a good heat spreader. These results show no problem for the EoS or the ATLAS design.

The flatness measurements showed that both EoS prototypes are a bit thinner (up to  $\sim 100 \,\mu$ m) at the corners, most likely due to the lack of copper in the PCB for those regions. This is, however,




Figure 5: Infrared measurement of the EoS prototype. The lines represent various part of the board.




Figure 6: Flatness measurement of the master (left) and slave (right) EoS prototype.

within the specification (maximum of  $200 \,\mu$ m over the nominal thickness) and not a problem for cooling of the EoS.

### 100 3.3 Bit Error Rate (BER) Test

Preliminary BER tests with ad-hoc setup had been done with a data path like what would be 101 in a real system; the data went from the FPGA passing through the Elink, over the optical link, and 102 back to the FPGA. Many configurations have been tested: 160 or 320 Mbit/s, all or only the Elink 103 under test on, with or without a metal case around the EoS, with or without twisting the power 104 cable, and with a prototype DCDC converter or regular power supply. All configurations were able 105 to run error-free for more than 15 hours (BER <  $10^{-13}$ ). Two extended runs for 70 hours also had 106 been run error-free. These results are already better than our BER  $< 10^{-12}$  goal, and we expected 107 even better results with a dedicated BER test setup. 108

### **109 3.4 EoS Running with a Real Stave**

An EoS master prototype had been assembled together with a real stave built from two full electrical modules at the ends and eleven mechanical modules in between by our colleagues at Rutherford Appleton Laboratory. The LV/HV lines and connections to negative temperature coefficient (NTP) thermistor pipe were tested. Configurations and readout of all modules were done successfully through the EoS. The noise measurements are consistent with the result without the EoS. In short, the EoS worked as designed.

# 116 4. Conclusion

We built EoS prototypes as a proof-of-concept that our design can meet the constrains from detector design and integration, and to learn how to implement, connect, and control them. Functionality tests had been done to ensure they are built correctly. Thermal, flatness, and BER test results showed that our prototypes are within the specification. One of the boards had been used with a stave prototype and was shown to work well.

New EoS designs with lpGBT and VL+ based are made according to the current information about them. Still, a lot of information is missing and the 640 Mbit/s Elink in the lpGBT is an unknown territory. However, using experience from these prototypes, we plan for tests needed to quickly detect and react to issues in the future productions.

# 126 Acknowledgement

We acknowledge the Helmholtz Association HGF for the support. We also would like to thanks Craig Sawyer and Peter Phillips from STFC Rutherford Appleton Laboratory for the test results of the EoS with stave prototype.

### 130 References

[1] ATLAS Collaboration, "Technical Design Report for the ATLAS Inner Tracker Strip Detector,"
 CERN-LHCC-2017-005, ATLAS-TDR-025.

133 [2] The GBT Project, "GBTx Manual," http://cern.ch/proj-gbt.