





## Trackella status

Yannick Allard, Buğra Bilin, Louis Moureaux

(Kirill Skovpen, Pascal Vanlaer)



5/23/18 5:00 PM



## Done...

- On hardware side:
  - Sorting hits in φ
    - Implemented in vhdl
      - Seems to work on simulation
      - Problem with synthesis: memory "simplified" by synthesis tool
- On CPU side:
  - Sending data to one core of the coprocessor
  - Reading a "done" flag from shared memory

## To do...

- Measure speed of hit memory loading
  - in simulation
- Implement hardware sorting
  - Done in sim; trying to understand the problem with synthesis
  - Repeat the same in z
- Run the finding algorithm on one core on the coprocessor
- Then distribute it among cores