



Trackella conclusions & plans

Yannick Allard, Buğra Bilin, Louis Moureaux
(Kirill Skovpen, Pascal Vanlaer)



5/25/18 17:00




Done during this hackathon...

- On HW side:
 - Doublet finding with simplified cuts!
 - Average doublet verification: ~ 3 clk (30M checks / s)
- Ran on same event on SW and HW
 - Simple dz and $d\phi$ cuts on both sides
 - Nhits in this event: L1= 1225 L2=1022
 - 761 doublets on SW – 652 on HW
 - Matched them one by one
 - 113 extra on SW, 4 on HW

Done during this hackathon...

- On HW side:
 - The size of the design...
 - Given:
 - 4k hits for layer1 and layer2 => 64kB memory
 - 8k doublet memory => 32kB
 - ϕ : 64 bins of 128hits => 16kB



Total LUTs: 1840
Total FFs: 1506
total BRAMs: 27
Synthesis time: 2:09 min



IO is not fitting because AXI slave not linked to AXI ZYNQ master

Done during this hackathon...

On ZYNQ xc7z030fbg676-1



~50 % more logic

Double IO




Done during this hackathon...

- On SW side:
 - Three implementations of doublet finding:
 - Same algorithm (also for FPGA) running on
 - CPU (floating point and fixed point)
 - and partially on epiphany



Conclusions & future ideas

- Managed to achieve benchmarks aimed during this hackathon
- Future thoughts:
 - Test in HW, not only cycle-accurate SIM
 - triplet, quadruplet ...
 - Implement KF
 - Can always discuss new ideas 😊



Thanks for the organization, the good food
and the **best social dinner ever**

Backup

