

3CU (Calorimeter Crate Controller for the Upgrade) Production Readiness Review

Introduction

- Short reminder (TFC system, Calorimeter crate)

General description

- Main role - main part of the board - overview


Architecture

- Global architecture - clock tree - GBT frame format - Slow Control - Delatching control - IGLOO2 FPGA - Power supplies and power tree - Rear connections - Firmware architecture

Conclusion




On behalf of the Orsay group



PRR 3CU board

Introduction

- TFC system reminder
- Calorimeter crate reminder




- S-ODIN receives directly Clk from the RF-system of the LHC.
- S-ODIN card distributes the Clk and the Fast Control commands to the SOL40 and TELL40 board.

➤ And SOL40 board distributes Clk and Fast Control command to the 3CU board.

➤ **Front-end crate** with same backplanes and power supply

- 3U ⇔ power supply, clock distribution, ...
- 6U ⇔ links between boards inside the same crate.
- New Front-end board with optical link DAQ and LLT.
- New Control Board (3CU).
- Remove TVB.



➤ Calorimeter crate controller **board (3CU)**

Ensure signal distribution inside Front-end crate

- Clock distribution from the 3CU to all front-end board inside the same crate through 3U backplane.
- Slow control through 6U backplane
- Fast command (BxId Reset, FE Reset, ...) through 3U backplane

➤ Crate Power supply

- Reused Marathon equipment


PRR 3CU board

General description


- General description
- Global architecture
- Overview


- 3CU main role:
 - Receive the GBT frame through the optical link.
 - Extract the information needed by the FEBs (inside the same crate)
 - ↳ 40 Mhz Clock
 - ↳ Time Fast Control (TFC) commands
 - ↳ Experiment Control System (ECS)

- Main part of the board:
 - A Versatile Transceiver (VTRx), a bi-directional module composed of both optical transmitter and receiver.
 - A GBTx chip that can be used to implement multipurpose high speed bidirectional optical link.
 - A GBT-SCA ASIC, part of GBT chip-set to distribute the Slow Control (SC) information on the board.
 - A Microsemi FPGA (IGLOO2), in charge of the processing on the 3CU.




- 3CU board:
- 9U / 280 mm VME board
 - Thickness 2.4 mm
 - Components 999 / Connections 5115
 - 12 layers
 - Routing very tight around IGLOO2 and GBTx and SCA







3CU Board : Global architecture



3CU Board : Global architecture




3CU Board : Global architecture



PRR 3CU board

Architecture of the board

- 
- Clock tree
 - GBT frame
 - Slow control
 - Delatching control
 - IGLOO2 FPGA
 - Power supplies and power tree
 - Rear connections
 - Firmware architecture



Toward 3U
Backplane for all
FEB


Clock distribution on the
old "Validation slot"

0 1 2 3 4 5 6 7 8 9 3CU 11 12 13 14 15 16 17 18 19 20

➤ Clock distribution:

- 8 output reference clocks available on the GBT (SLVS).
- The 8 reference clocks are programmable both in phase, 50 ps resolution and frequency 40, 80 160 and 320.
- 4 among 8 reference clocks on the GBTx used
 - ↪ Clk[0] : left FEBs on the crate through 3U backplane
 - ↪ Clk[1] : right FEBs on the crate through 3U backplane
 - ↪ Clk[2] : Spare (Old validation slot)
 - ↪ Clk[3], Clk[4] : IGLOO2 Clock input (one should be enough !)

- ↪ NB6L11S (AnyLevel Input to LVDS Fanout Buffer / Translator): RMS Clock Jitter -0.5 ps, Typical
- ↪ SN65LVDS104 (1:4 LVDS Clock Fanout Buffer) : already used on the CROC for the clk distribution




➤ The 120-bit “GBT frame” is transmitted every 25 ns

➤ GBT frame format:

- 4 bits for the frame Header
- 32 for the FEC (Forward Error Correction)
- This leaves 84 bit for data transmission
 - ↪ 4 bit for Slow Control information Internal Control (IC) and External Control (EC) field
 - ↪ 80 bit for user Data (D) transmission
 - ↪ “D” and “EC” fields is not pre-assigned and can be used indistinctly for Data Acquisition (DAQ), Timing Trigger & Control (TTC) and Experiment Control (EC) application

- 3CU extract and process (if necessary) the TTC and EC to transmit them through backplane to the FEBs.


- GBT encodes SC packets in the counting room
- Transmit through optical fiber SC information interlaced with the rest of the traffic (DAQ, TTC, ...)
- Delivers the SCA packet unmodified to the GBT-SCA
- GBT-SCA provides various user-configurable interfaces capable to perform simultaneous operations
 - I2C (16 independent I2C master)
 - SPI (with 8 individual slave select lines)
 - GPIO (32 digital IO lines)
- 3CU board
 - Transmit the SC to the 16 FEBs inside the same crate through the 6U backplane (translator SLVS – LVDS)
 - Integrate a GBT-SCA to distribute control and monitoring signals on the 3CU



- Each FEBs inside the crate are protected by delatchers (2A, Current-Limited switch) of type MAX 869
 - If Single Event Latchup (SEL) occurs the MAX869 switch OFF (during few ms) the FEB and ON again
 - The delatching is controlled by the 3CU one connection between each FEB and 3CU, 16 lines off the backplane)

- On the 3CU
 - Each delatching control line is connected to the IGLOO2 (status register)
 - Status register regularly checked by the system, and if it necessary the FEB may be reloaded by ECS.


- Reused the same system of the CROC board with the IGLOO2



- Flexible IOs structure
 - Mixed voltages VCCIO_BANK (1.2, 1.5, 1.8, 2.5, 3.3V)
 - Multistandard IOs

IGLOO2 FPGA Family More Resources in Low Density Devices

Overview	Product Tables	Documentation	Design Resources	Ordering			
Product Family							
Features	M2GL005	M2GL010	M2GL025	M2GL050	M2GL060	M2GL090	M2GL150
Logic/DSP	<ul style="list-style-type: none"> Maximum Logic Elements (4LUT + DFF)* Math Blocks (18x18) PLLs and CCCs SPI/HPDMA/PDMA Fabric Interface Controllers (FICs) Security 						
Memory	<ul style="list-style-type: none"> eNVM (K Bytes) LSRAM 18K Blocks uSRAM1K Blocks eSRAM (K Bytes) Total RAM (K bits) 						
High Speed	<ul style="list-style-type: none"> DDR Controllers SERDES Lanes PCIe End Points 						
User I/Os	<ul style="list-style-type: none"> MSIO (3.3V) MSIOD (2.5V) DDRIO (2.5V) Total User I/O 						
Grades	<ul style="list-style-type: none"> Commercial (C), Industrial (I), Military (M), Automotive(T1/T2)* 						




Supported I/O Standards

SmartFusion2/IGLOO2 devices support the different I/O standards can be configured using Libero SoC. Refer to the [Libero SoC User Guide](#).
 Table 5-1 lists all the I/O standards supported for single-ended. ¹ For M2GL060-FG676 device, SERDES block is not available in bank 7.

Table 5-1 • Supported I/O Standards

I/O Standards	Single-ended	Differential	MSIO (Max 3.3 V)	MSIOD (Max 2.5 V)	DDRIO (Max 2.5 V)
LVTTTL	Yes	–	Yes	–	–
PCI	Yes	–	Yes	–	–
LVPECL (input only)	–	Yes	Yes	–	–
LVDS33	–	Yes	Yes	–	–
LVCOS33	Yes	–	Yes	–	–
LVCOS25	Yes	–	Yes	Yes	Yes
LVCOS18	Yes	–	Yes	Yes	Yes
LVCOS15	Yes	–	Yes	Yes	Yes
LVCOS12	Yes	–	Yes	Yes	Yes
SSTL2I	Yes	Yes	Yes	Yes	Yes (DDR1)
SSTL2II	Yes	Yes	Yes	–	Yes (DDR1)
SSTL18I	Yes	Yes	–	–	Yes (DDR2)
SSTL18II	Yes	Yes	–	–	Yes (DDR2)
SSTL15I (only for I/Os used by MDDR/FDDR)	Yes	Yes	–	–	Yes (DDR3)
SSTL15II (only for I/Os used by MDDR/FDDR)	Yes	Yes	–	–	Yes (DDR3)
HSTLI	Yes	Yes	–	–	Yes
HSTLII	Yes	Yes	–	–	Yes
LVDS	–	Yes	Yes	Yes	–
RSDS	–	Yes	Yes	Yes	–
Mini LVDS	–	Yes	Yes	Yes	–
BUSLVDS	–	Yes	Yes	Yes (input only)	–
MLVDS	–	Yes	Yes	Yes (input only)	–
SUBLVDS (output only)	–	Yes	Yes	Yes	–

Note: For I/O pin names and bank assignments for different device packages, refer to the SmartFusion2/IGLOO2 Pin Descriptions document.



➤ 3CU power supplies needed


- 5V
 - Input DC-DC converter for 1V5 and 1V2
- 3V3
 - Discret components,
- 2V5
 - VTRx, FPGA IOs, ...
- 1V5
 - GBTx, GBT_SCA, VTRX, ...
- 1V2
 - FPGA Core

➤ Crate power supplies available:

- 7V, 5V, 3,3V, and 2,5V
- 7V must be decrease at 6V

➤ Modification to the compatibility with the LEDTSB design


- Move the 2.5V to 3.3V and use diodes to generate the 2.5V.



3CU Board : rear connection with 3U and 6U Backplane


- 6U Backplane connections
 - Transmit SC to all the FEBs
 - Crate Id
 - Delatching control line

- 3U Backplane connections
 - Power supply distribution
 - Clock distribution
 - TFC command distribution



- Slow control to FEB through 6U backplane (3 differentials pairs between Control slot and each FEB)
- Delatching control (1point to point connection between each FEB and Control board)
- Crate Id (8 bit DIP switch on 6U_backplane)
- Valid to CROC link (Old – Not used to upgrade)


- Clock distribution from Control board to all slot of the same crate (20 differentials pairs between Control slot and each FEB)
- TFC[8:0] Timing Fast Command (3U).
- Slot ID (4 bit ...)
- 7V (Not used on 3CU)
- 5V
- 3V3
- 3V3
- NC



PRR 3CU board

Test of the board


- Test bench
- About clock
- About MiniDAQ
- About TTC commands
- Modification before production



- Two 3CU board prototype available
 - Optical link from MiniDAQ
 - External clock generator
 - USB interface
 - Power supply, oscilloscope , ...



➤ About clock

- ✓ ■ The 3CU board works in master Clock
Without optical links and With GBTx configuration by dongle (I2C) from CERN
- ✓ ■ The 3CU board works with the Clock locked on the optical fiber
With optical links (from MiniDAQ) and with GBTx configuration by dongle (I2C) from CERN
- To do ■ The test of the Clock distribution through backplane to FEB is to do.




➤ About MiniDAQ (Optical link between MiniDAQ and 3CU board only)

- ✓ ■ The MiniDag (GBT Client) read the fourth Ctrl register inside the GBT_SCA.



GBT Client

By optical link



By optical link




In progress

- About MiniDAQ and TTC command
 - The “Start_Run” command generate a Synch. Pulse in the frame
 - Extract a Synch pulse from the frame (inside IGLOO2 FPGA)
 - Transmit to FEB through backplane

- 30 boards will be produced (including spares)
- Wire modification
 - Grounding of DC-DC converter (schematic mistake !)
 - Add decoupling capacitor on several discret footprints
 - Remove switch to command the GBTx configuration, the configuration will be from the FPGA (Triple Voting Rregister).
 - Change the power supply : to move the 2.5V to 3.3V and use diodes to generate the 2.5 V. 2 Amps diode available
- Standalone tests
 - Extract the TTC command from a frame *In progress*
 - Transmit Rd/Wr from the GBTx (3CU) to GBT_SCA (3CU)
- 3CU board in the crate with FEB
 - Transmit the Clock through backplane to all FEBs inside the same crate (At the moment the clock is present on the rear connector of the 3CU board)
 - Transmit the TTC command through backplane to all FEBs inside the same crate
 - Transmit Rd/Wr from the GBTx (3CU) to GBT_SCA (FEB) through backplane


- Two 3CU prototype boards available and under test
- No major corrections for the final version
- There are still some tests to do before production (test with FEB inside the same crate)
- The 3CU documentation is available and up to date




Thank you




SPARES



3CU Board : Reset tree



➤ Same as the CROC ...



◆ Delatcher

Scrutinize mode

- Scrutinize the state (ON or OFF) off all board inside crate
- Storage delatching of FEB or Validation board (FEB_n = OFF).


Drive mode

- Switching ON or OFF of FEB or Validation (FEB_n = ON or OFF).

SLVS standard

➤ SLVS (Scalable Low Voltage Standard)

- JEDEC standard: JESD8-13
- Differential voltage based signaling protocol.
 - Voltage levels compatible with deep submicron processes.
 - Typical link length runs of 30cm over PCB at 1Gbps.
 - Low Power, Low EMI
- Application in data links for Flat Panel displays in mobile devices.
 - Mobile Pixel Link, MPL-2 (National semi.)



SLVS specifications brief

2 mA Differential max

Line impedance: 100 Ohm

Signal: +- 200 mV

Common mode ref voltage: 0.2V