


# Report on IEEE-ISSCC 2018 micro-nano-pico : we must go on

Erik H.M. HEIJNE



IEAP/CTU Prague & CERN CH1211 Geneva 23



CERN ESE Seminar, 13 March 2018



Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# "Moore's law" technology shrinkage finished?




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Transistor Scaling

Technology has scaled transistor in the past and **should** do in the future



Source: Semiconductor device fabrication, [https://en.wikipedia.org/wiki/Semiconductor\\_device\\_fabrication](https://en.wikipedia.org/wiki/Semiconductor_device_fabrication)



IEEE-ISSC Taejoong Song et al. Samsung; paper 11.2


Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Transistor Scaling

Technology has scaled transistor in the past and **should** do in the future



Source: Semiconductor device fabrication, [https://en.wikipedia.org/wiki/Semiconductor\\_device\\_fabrication](https://en.wikipedia.org/wiki/Semiconductor_device_fabrication)




IEEE-ISSC Taejoong Song et al. Samsung; paper 11.2

Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



most amazing:  
continued exponential trends, up+downward



data rates vs time


wires  
wireless LAN  
mobile



IEEE-SSC magazine Winter 2018 p.40



# SRAM : driver towards smaller technology



in 7nm EUV  $0.026 \mu\text{m}^2/\text{bit}$

38.5Mb per  $\text{mm}^2$

more details later


in NAND Flash:

$\sim 180\text{Mb}$  per  $\text{mm}^2$  4b/cell

→ IEEE-SSC magazine Winter 2018 p.43-45



Erik HEIJNE IEAP/CTU & CERN EP Dep



# even towards femto and atto ?

particle physics in some way  
explores atto- and zepto-meter domain

Higgs boson with mean lifetime of  $10^{-22}$ s  
decays in  $\sim 30$  femtometer ( $\sim$ diameter of nucleus)

how can nanoelectronics be exploited  
to improve particle physics experiments?



There's plenty of room at the bottom

*Richard P. Feynman 1959, APS at Caltech*



# Overview

this introduction -->

the conference

processors

memory : SRAM, Flash, (DRAM, others,..)

new lithography: EUV

the semiconductor industry

data transmission

electrical power handling

imagers


our future..?

do we really know what we will need in 2030?



# 65<sup>th</sup> ISSCC in San Francisco


1955  
2nd



Erik HEIJNE IEAP/CTU & CERN EP


# Si CMOS technology nodes in papers ISSCC 2018

~300 papers acceptance <40%



# 'Hyperscaling' at Intel

## LOGIC TRANSISTOR DENSITY



**Hyper scaling maintains the rate of Moore's Law density scaling**

TECHNOLOGY AND MANUFACTURING DAY


Source: Intel. 2017-2020 are estimates based upon current expectations and available information.



Erik HEIJNE IEAP/CTU & CERN EP Dep  reach 100 Mtrans/mm<sup>2</sup>  
13 March 2018




# FinFET evolution at Intel




**22nm Process**

**1<sup>st</sup> Generation FinFET**



**14nm Process**

**2<sup>nd</sup> Generation FinFET**



**10nm Process**

**3<sup>rd</sup> Generation FinFET**

Intel 10nm technology: 54nm contacted poly pitch, 34nm fin pitch and 46nm fin height  
Fins are tighter, straighter and taller for better SCE,  $I_d$  and matching



→ Zheng Guo et al. Intel. paper 11.1


Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Processors

- Intel SkyLake Xeon processors 14nm, 28 cores  
S.M. Tam et al. paper 2.1



power (heating) and soft error rate are major issues


Skylake-SP Processor Blocks



Converged Mesh Stop (CMS) interfaces to Mesh

- IBM z14 processor 14nm  
C. Berry et al. paper 2.2


server system has large number of chips  
14nm FinFET in SOI  
17 metals ( see next slide)  
GlobalFoundries



# Technology Overview

- GlobalFoundries 14nm High-Perf (HP) FinFET SOI technology w/embedded DRAM

Technology Overview	
Ultra-thick wires	2400nm - 2 levels
5.6X pitch wiring	360nm - 4 levels
4X pitch wiring	256nm - 2 levels
2X pitch wiring	128nm - 4 levels
1.3X pitch wiring	80nm - 2 levels
1X pitch, fine wiring (LELE)	64nm - 3 levels
Logic Device VT pairs	L, R, H
SRAM Cell Sizes	0.102 $\mu\text{m}^2$ (HP & LL), 0.143 $\mu\text{m}^2$
eDRAM Cell Size	0.0174 $\mu\text{m}^2$



GlobalFoundries 14nm SOI

C.Berry et al. paper 2.2



Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# memory as the technology driver

new lithography now needed: Extended Ultra Violet EUV




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018




## SRAM cell Intel

10 nm FinFET Intel 23.6 Mb/mm<sup>2</sup> paper 11.1



**32nm Planar**  
Continuous Sizing  
 $W_{PU} < W_{PG} < W_{PD}$



**22/14/10nm FinFET**  
Quantized Sizing  
 $W_{PU} = W_{PG} = W_{PD}$




more typical photo on next slide




# 10nm Trigate/FinFET SRAM Bitcells

**HDC**  
0.0312  $\mu\text{m}^2$



*Optimized for  
Highest Bit Density*

**LVC**  
0.0367  $\mu\text{m}^2$



*Optimized for  
Low Voltage and  
Higher Performance*

HDC SRAM Bitcell: 1:1:1 PU:PG:PD fin ratio

LVC SRAM Bitcell: 1:1:2 PU:PG:PD fin ratio



Erik HEIJNE IEAP/CTU & CERN EP Dep



Zheng Guo et al. Intel. paper 11.1

13 March 2018



# NEW APPLICATIONS NEED MORE ADVANCED nm CMOS


## INTEL : IMPROVED LITHOGRAPHY in 45 nm

my seminar in 2009

### MINIMAL SRAM CELL


ALSO, SEVERAL CHARACTERISTICS IMPROVED BEYOND EXPECTATIONS

90 nm



90nm – tall  
 $1.0 \mu\text{m}^2$


65 nm



65nm – wide  
 $0.57 \mu\text{m}^2$

NOT TO SCALE

45 nm



45nm – wide  
w/ patterning enhancement  $0.346 \mu\text{m}^2$

Fig.7 Cell topology enhancements for mismatch improvement

NOT TO SCALE

Mrs Kelin KUHN, IEEE IEDM 2007



# NEW APPLICATIONS NEED MORE ADVANCED nm CMOS

## INTEL : IMPROVED LITHOGRAPHY in 45 nm

my seminar in 2009

### MINIMAL SRAM CELL

ALSO, SEVERAL CHARACTERISTICS IMPROVED BEYOND EXPECTATIONS




Fig.7 Cell topology enhancements for mismatch improvement

NOT TO SCALE

Mrs Kelin KUHN, IEEE IEDM 2007



# NEW APPLICATIONS NEED MORE ADVANCED nm CMOS


## INTEL : IMPROVED LITHOGRAPHY in 45 nm

my seminar in 2009


### MINIMAL SRAM CELL

ALSO, SEVERAL CHARACTERISTICS IMPROVED BEYOND EXPECTATIONS


90 nm



65 nm



45 nm



~ TO SCALE

Mrs Kelin KUHN, IEEE IEDM 2007



Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# NEW APPLICATIONS NEED MORE ADVANCED nm CMOS


## INTEL : IMPROVED LITHOGRAPHY in 45 nm

my seminar in 2009


### MINIMAL SRAM CELL

ALSO, SEVERAL CHARACTERISTICS IMPROVED BEYOND EXPECTATIONS


90 nm




65 nm



45 nm



32 nm



ISSCC in 2018

'10 nm'



500nm

Zheng Guo et al. Intel. paper 11.1 ISSCC 2018

Mrs Kelin KUHN, IEEE IEDM 2007

~ TO SCALE



est. 640 x270 nm


Erik HEIJNE IEAP/CTU & CERN EP Dep

est. 280 x112 nm

13 March 2018



# SRAM Technology Scaling




10nm SRAM bitcell area scales by 0.62x from 14nm node

HDC: smallest reported bitcell in 10nm technology (0.0312µm<sup>2</sup>)

# SRAM scaling at Samsung : 7nm using EUV

Taejoong Song et al. Samsung. paper 11.2



EUV single-patterning

0.026  $\mu\text{m}^2$   
38 Mb/mm<sup>2</sup>

this test SRAM 256 Mb





# Samsung SRAM

## Patterning Limitation in Advanced Technology

Advanced technology faces challenge to make smaller pattern

Conventional multi-patterning has limitation to apply in an advanced technology



Taejoong Song et al. Samsung. paper 11.2

Source : Daewon Ha, "Highly Manufacturable 7nm FinFET Technology featuring EUV lithography for Low Power and High Performance Applications," *VLSI Tech. 2017*, pp.T68-T69




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# 193nm light vs Extreme UV lithography



Taejoong Song et al. Samsung. paper 11.2



Erik HEIJNE IEAP/CTU & CERN EP Dep



first reported EUV SRAM chip

13 March 2018




# Extreme UV lithography at Samsung



Hwaseong  
new fab at ~6 B\$  
steppers ~0.2B\$/unit  
6-10B\$ yearly turnover ??

reflected light on photoresist:  
mask




PR  
wafer

13.5nm source: laser on tin droplets in vacuum  $\sim 1\text{ps}$  at 50kHz  
tin deposit on concentrator mirror, hydrogen/vacuum ambient for cleaning  
all reflective mirror optics, no lenses ; 30-60% loss per reflection: total 96%  
for 240 (>500?)W power on wafer, need to start with >6-15 kW light  
--> 140 wafers/hour EUV stepper uses several MW



# Foundry equipment gets similar to particle physics experiment



*In de high-NA-scanner moet de waferstage twee keer sneller kunnen versnellen dan de huidige euv-systemen. Bron: ASML, SPIE-presentatie 2017*



EUVL manufactured by ASML in NL  
estimated cost ~200M\$ per stepper



Erik HEIJNE IEAP/CTU & CERN EP Dep

# Basics of microelectronics industry: low-cost mass production



NXP assembly lines  
Guandong

they only use own equipment  
if  $> 5-10 \times 10^9$  pieces/year

cost reduction e.g.  
by flip-chip bonding

 operators??


13 March 2018



# Double WL Scheme

Using upper metal as “Double WL” for WL resistance reduction without area overhead

$$\text{Effective WL Resistance} = R_{MX+1} \parallel R_{MX+3}$$



Michael Clinton et al. TSMC. paper 11.3


11.3: A 5GHz 7nm L1 Cache Memory Compiler for High-Speed Computing and Mobile Applications



# Double WL Scheme

another improvement to increase speed  
resistance reduction without area overhead

$$\text{Effective WL Resistance} = R_{MX+1} \parallel R_{MX+3}$$




Michael Clinton et al. TSMC. paper 11.3

11.3: A 5GHz 7nm L1 Cache Memory Compiler for High-Speed Computing and Mobile Applications



# WL Activation Improvement

WL activation improvement from “Double WL” and “wl\_clk” timing improvement due to 3X wider wires



Michael Clinton, TSMC, paper 11.3

7nm




# flash memory drives 3D stacking

Toshiba announced at this conference: 96 layers



# 10 years from 1<sup>st</sup> proposed BiCS technology



■ Multi-layered 3D-flash was reported as BiCS FLASH technology in 2007.

- [1] H. Tanaka, et al., IEEE Symp. VLSI Technology, pp.14-15, Jun. 2007.



Hiroshi Maejima et al. Toshiba. paper 20.1 512 Gb 3b/cell

Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# 3b/Cell 3D Flash Memory Comparison

ISSCC	[2] J.W.Im, et al., 2015	[3] D.Kang, et al., 2016	[7] T. Tanaka, et al., 2016	[4] R.Yamashita, et al., 2017	[5] C.Kim, et al., 2017	Our work 2018
Technology	32-WL-layer, VNAND	48-WL-layer, VNAND	Floating Gate, CMOS under array	64-WL-layer, BiCS	64-WL-layer, VNAND	96-WL-layer, BiCS
Capacity	128Gb	256Gb	768Gb	512Gb	512Gb	512Gb
# of plane	2	2	4	2	2	2
Die size [mm <sup>2</sup> ]	68.9	97.6	179.2	132	128.5	86.1
Bit density [Gb/mm <sup>2</sup> ]	1.86	2.62	4.29	3.88	3.98	5.95

53% up

Hiroshi Maejima et al. Toshiba. paper 20.1




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# 3D FLASH Program speed feature



- 3D Flash memory, program speed characteristic
  - ➔ Strong dependency on WL layers because the memory-hole size gradually varies from layer to layer.
  - ➔ Program speed of cells on common WL layers is almost the same.

Hiroshi Maejima et al. Toshiba. paper 20.1




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Bit Density Trend(3b/cell 3D Flash Memory)



Hiroshi Maejima et al. Toshiba. paper 20.1




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018




# 3D STACKING TECHNOLOGY

## 16 Chip Stacking Technology



### ❑ 16 Same Die Stack Package Development

- Pad Relocation using WLI
- 30 um Wafer Thinning
- Laser Sawing
- Damage-less Die Pick-up
- 250um Overhang
- 50um Loop Height



my seminar in 2009

SAMSUNG at ISSCC 2007




# data density in NAND-Flash and magnetic HDD

$1 \text{ in}^2 = 655.4 \text{ mm}^2$

2018 ISSCC

Toshiba chip 512 Gb  
 $5.95 \text{ Gb/mm}^2$   
 $= 3.9 \text{ Tb / in}^2$   
 paper 20.1

Samsung chip 1Tb  
 $5.63 \text{ Gb/mm}^2$   
 $= 3.7 \text{ Tb / in}^2$   
 paper 20.3



Erik HEL

Erik HEL

# data transmission




Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Data Rate Scaling for Datacenter



- Per-lane data rate has doubled every 3-4 years
- **PAM-4** has been adopted for long-reach wireline starting at 56Gb/s



Jihwan Kim et al. Intel; paper 6.1

2.07 pJ/bit

Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Performance Comparison

	Steffan ISSCC '17	Dickson ISSCC '17	Bassi ISSCC '16	Frans ISSCC '16	This Work		
Technology	28nm FDSOI	14nm FinFET	28nm FDSOI	16nm FinFET	10nm FinFET		
Architecture	Quarter-rate	Half-rate	Half-rate	Quarter-rate	Quarter-rate		
Modulation	PAM-4	PAM-4	PAM-4	NRZ	NRZ	PAM-4	PAM-4
Data Rate	64Gb/s	56Gb/s	45Gb/s	64Gb/s	56Gb/s	56Gb/s	112Gb/s
Clock Source	On-chip PLL	External	External	On-chip PLL	On-chip PLL		
FFE	4-tap	3-tap	4-tap	3-tap	3-tap		
Driver Type	CML	SST	SST-hybrid	CML	CML		
Output Network	Double T-coil	None	T-coil	T-coil	$\pi$ -coil		
Output Swing w/o FFE	1.2V <sub>ppd</sub>	0.9V <sub>ppd</sub>	1.3V <sub>ppd</sub>	0.8V <sub>ppd</sub>	0.75V <sub>ppd</sub>		
RJ - Clock Pattern	290fs <sub>rms</sub>	318fs <sub>rms</sub>	NA	150fs <sub>rms</sub>	154fs <sub>rms</sub>		
RLM	94%	NA	94%	NA	NA	99.3%	98.5%
SNR	NA	NA	NA	NA	NA	>31dB	31dB
Energy/bit (TX+Clock Distribution)	2.26pJ/bit** (w/o PLL)	1.8pJ/bit (w/o PLL)	NA	5.31pJ/bit	4.14pJ/bit	1.9pJ/bit	2.07pJ/bit
Energy/bit (TX FE only)	NA	NA	2.66pJ/bit	3.51pJ/bit	3.44pJ/bit	1.7pJ/bit	1.72pJ/bit
TX Area (w/o PLL)	NA	0.035mm <sup>2</sup>	0.28mm <sup>2</sup>	0.32mm <sup>2</sup>	0.0302mm <sup>2</sup>		

# data transmission

Christian Menolfi et al. IBM+ETHZ+EPFL; paper 6.2

including Thomas Toifl

## Summary / Conclusion

2.55 pJ/bit

DAC based CMOS Transmitters at $F_s > 50\text{GS/s}$				
	[2] Greshishchev ISSCC 2011	[3] Cao ISSCC 2017	Huang RFIC 2014	This work
Technology	65 nm	20 nm	28 nm	14 nm
Sampling Rate	56GS/s	64GS/s	100GS/s	56GS/s
Data Rate	56Gb/s NRZ	64Gb/s NRZ		112Gb/s PAM4
Resolution	6b	8b	8b	8b
SFDR < 10GHz	38dBc	~47dBc	~36dBc @80GS/s	42dBc
Full Scale Output	600 mVppd	700 mVppd	~879 mVppd	920 mVppd
Driver	CML	CML	CML (distributed)	SST
Supply	1.1V + 2.5V	1V + 1.8V	1.1V + 1.5V + 2V	0.95V
Power	750mW (PLL incl)	620 mW	2.5W	286 mW (FFE incl)



# power conversion

GaN or SiC have larger bandgaps

allows higher voltages, larger steps and lower leakage

D. Risbud/ Dialog Semiconductor Santa Clara  
mentioned GaN DC-DC 100V --> 1V also in magn field??



# Si CMOS imagers



Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018



# Si CMOS imagers


→ turnover growing >10% per year since ~2005  
more than  $4 \times 10^9$  sold in 2015



# Pixel shrinkage and resolution trend


Recent mobile market trend

→ **Higher-resolution images** and **smaller module size**



visible imaging with ADC on each pixel


# Three main issues in implementing SS-ADC\* per pixel



\*SS-ADC (Single-slope ADC)

# This work


14b ADC per pixel in  $6.9\mu\text{m}^2$




- 1** Pixel-level Cu-Cu connection
- 2** Subthreshold + standby control
- 3** Data transmission architecture



# Stacked imager Implementation result



# Stacked imagers now commonplace (5 in 10 papers)



Top Chip  
Pixel array


Bottom Chip  
Peripheral circuit

Po-Sheng Chou et al. TSMC; paper 5.5

1.1  $\mu\text{m}$  pixels  
motion detection

1.5  $\mu\text{m}$  pixels  
event driven  
10b ADC

Oichi Kumagai et Sony; paper 5.4



## 2-layer stacked structure (BI-CIS)

Top layer : 1.8V

- Low-Voltage Pixel



Bottom layer : 1.8V/1.0V

- PLL/MIPI D-PHY
- Column ADCs
- DAC/BIAS
- Row Decoder/Drivers
- Motion Detection
- Optical Detection



# Samsung submicron imager with deep-etched separation

\*1<sup>st</sup> gen 1.0  $\mu\text{m}$  pixel




'thick' Si : now  $4\mu\text{m}$  instead  $2.7\mu\text{m}$  to improve signal in red




# Stack (4). Wafer-to-Wafer Hybrid Direct Bonding

- Oxide bonding + TSV(Through silicon via)  
Interconnections are limited at only peripheral.




- Hybrid bonding  
Interconnection can be located at pixel array also.



**CMP optimization**


Y. Kagawa et al. (Sony), IEDM 2016

< 150 °C



400 °C

**Post-bond annealing**



K. Shiraishi et al. (Toshiba), ISSCC 2016

▪ 2 um pitch interconnection

E. Beyne (IMEC), 2018

EP Seminar CERN N. Teranishi, 23 Feb 2018

# Future particle imagers at colliders

technical/electronics possibilities  
smaller/thinner pixels and more layers

advantages for the physics?

increase number of points along tracks  
improve precision on momentum measurements  
disentangle composition of jets  
more complete image of the interaction products

+ operational advantages



# IMPORTANCE OF Q/C

Often thermal noise from the input transistor dominant, in that case:

$$\frac{S}{N} \sim \frac{Q/C}{\sqrt{gm}} \sim \frac{Q}{C} \sqrt{I} \sim \frac{Q}{C} \sqrt{P} \text{ with } 2 \leq m \leq 4$$

$m = 2$  for weak inversion  
 $m = 4$  for strong inversion

For constant S/N:  $P \sim \left[ \frac{Q}{C} \right]^{-m} \text{ with } 2 \leq m \leq 4$

Collected charge Q over sensor/input capacitance C ratio:

- Determinant for analog power consumption
- Very important figure of merit for a particle sensor
- Want SMALL collection electrode for low C
- Interest of sensor segmentation



fundamentals from Walter Snoeys

for mip's  
smaller capacitance allows  
larger S/N  
& lower power

aim at pixel  $3 \times 3 \times 3 \mu\text{m}^3$   
voxel  
even smaller is possible

capacitance  $\sim 0.3 \text{ fF}$   
noise  $< 15 e^- \text{ rms}$  (?)  
mip signal  $\sim 150 e^-$

37

11 million cells/cm<sup>2</sup>



# Future particle imagers at colliders

advantages for  $3\mu\text{m}$  pixels in multiple layers

track vector parameters locally available

possibility to determine primary vertex at 1<sup>st</sup> level

<< ns signal collection improves timing precision

short signal path improves radiation hardness

reduced carrier trapping probability

high field possible even at low voltage

reduction of coordinate corruptions by delta electrons

.....



# ISSCC developments to be exploited in experiments

Size reduction and 3D stacking

**lower power** more functionality

picosecond domain and faster processing accessible

Data transmission

increase speed and data volume, better drivers

new ideas ? use RF besides cables and fibers?

Memory developments (now main drivers of technology)

shift the balance between local or distant processing

GaN and SiC in power conversion circuits

Imagers move to 3D hybrid

even in the low-cost, visible applications



...



# Progress

needs

which performance can more advanced technologies achieve

good knowledge of their details

building up of practical insight and expertise

cleverness in circuit design

intensive contacts about commercial practices

study of our special environment: radiation and magnetic field

how to convince our own community of the obvious advantages



# Thank You



Erik HEIJNE IEAP/CTU & CERN EP Dep

13 March 2018

