
V0 Status

Work has been done on

- Raw Data
- Calibration
- DCS (see Raphaël's talk)



Format of Recorded Event

An event as seen by the V0 Front End Electronics will be:

- Charges (64),
- Arrival times (64) and time response widths (64),
- Beam-Beam (BB) and Beam-Gas (BG) flags (64),
- States of the 5 triggers sent to the CTP (MinBias (MB), Beam-Beam (BB), Beam-Gas (BG), Central, and SemiCentral).
- For each event <u>triggered by a L2</u> signal coming from the CTP (called Event of Interest or EoI), the following information will be sent to the DAQ to be recorded:
- 1. The event of interest itself with **all** the parameters listed above, for physics analysis
- 2. The events between Eol-10 to Eol+10 (charges and BB/BG flags), for monitoring pedestals and for calibration purposes
- 3. The 10 last Minimum Bias events (charges and BB/BG flags), for monitoring gains and for calibration purposes.

													-
L	31 30 29 28	27	1	26	25 24	23 22 21 20	19 18 17 16		12	11	10	9 8 7 6 5 4 3 2 1 0	
0	Block length [31-0]												
1	format ve		-	:0]		L1 trigg	ger message [9:0]		[1:0]			event ID 1 (bunch crossing) [11:0]	
2	MBZ	_	_				event ID 2 (Orbit number) [23:0]					_	
3	block attributes [8:0]				participating sub-detectors [23:0]						header		
4	MBZ [3:0]				staus & error bit [15:0] mini-event ID (bunch crossing) [11:0]								
	DOLL 10.01	trigger class low [31:0]							_				
ŀ	ROI low [3:0]				MBZ [9:0]	MBZ [9:0] trigger classes high [17:0]							
F							ROI hi	gh [31:0]	T40	T40	T44		
ŀ								T16 T15 T14					trigger
ŀ	DO.	DE		Luck		alance and for East	1.0.00.01	T16 T15 T14					trigger mas
	BG BG			Int Int		charge ch1 for E_of_ charge ch1 for E_of_				BB BB		charge ch1 for E_of_I-10 [9:0] charge ch1 for E_of_I-8 [9:0]	
	BG	_	-	Int		charge ch1 for E of		1	-	BB	_	charge ch1 for E of I-6 [9:0]	
	BG			Int		charge ch1 for E_of_		1		BB		charge ch1 for E of I-4 [9:0]	-
	BG			Int		charge ch1 for E_of_		1	_	BB		charge ch1 for E of I-2 [9:0]	<u> </u>
	BG			Int		charge ch1 for E of I		1	BG			charge ch1 for E of I [9:0]	anr
	BG	_	-	Int		charge ch1 for E of I		1	BG		Int	charge ch1 for E of I+2 [9:0]	ਚੌ
	BG	_	_	Int		charge ch1 for E of I			BG			charge ch1 for E of I+4 [9:0]	data of channel
	BG			Int		charge ch1 for E of I				BB		charge ch1 for E_of_I+6 [9:0]	ata
	BG	BE	3	Int		charge ch1 for E of I	I+9 [9:0]	1	BG	BB	Int	charge ch1 for E of I+8 [9:0]	ö
	_							•	BG	BB	Int	charge ch1 for E_of_l+10 [9:0]	
							timing_HPTDC	_channel_1[31:0]					
	BG	ВЕ	3	Int		charge ch2 for E_of_	I-9 [9:0]		BG	ВВ	Int	charge ch2 for E_of_I-10 [9:0]	
	BG	BE	3	Int		charge ch2 for E_of_	I-7 [9:0]		BG	ВВ	Int	charge ch2 for E_of_I-8 [9:0]	
	BG	BE	3	Int		charge ch2 for E_of_	I-5 [9:0]		BG	ВВ	Int	charge ch2 for E_of_I-6 [9:0]	
	BG	BE	3	Int		charge ch2 for E_of_	I-3 [9:0]		BG	ВВ	Int	charge ch2 for E_of_I-4 [9:0]	2
	BG	BE	3	Int		charge ch2 for E_of_	I-1 [9:0]		BG	ВВ	Int	charge ch2 for E_of_I-2 [9:0]	Jine
	BG	BE	3	Int		charge ch2 for E_of_l	l+1 [9:0]		BG	ВВ	Int	charge ch2 for E_of_I [9:0]	nar
	BG	BE	3	Int		charge ch2 for E_of_l	I+3 [9:0]		BG			charge ch2 for E_of_I+2 [9:0]	f C
	BG	BE	3	Int		charge ch2 for E_of_l	I+5 [9:0]		BG		Int	charge ch2 for E_of_I+4 [9:0]	data of channel
	BG	BE	3	Int		charge ch2 for E_of_l	I+7 [9:0]		BG	BB	Int	charge ch2 for E_of_I+6 [9:0]	dat
	BG	BE	3	Int		charge ch2 for E_of_l	I+9 [9:0]		BG		Int	charge ch2 for E_of_I+8 [9:0]	J
Ĺ									BG	BB	Int	charge ch2 for E_of_I+10 [9:0]	
timing_HPTDC_channel_2[31:0]													

76 <mark>6</mark>	BG BB Int charge ch64 for E_of_I-9 [9:0] BG BB Int charge ch64 for E_of_I-10 [9:0]							
76 <mark>7</mark>	BG BB Int charge ch64 for E_of_I-7 [9:0] BG BB Int charge ch64 for E_of_I-8 [9:0]							
76 <mark>8</mark>	BG BB Int charge ch64 for E_of_I-5 [9:0] BG BB Int charge ch64 for E_of_I-6 [9:0]	4						
769	BG BB Int charge ch64 for E_of_I-3 [9:0] BG BB Int charge ch64 for E_of_I-4 [9:0]	<u> </u>						
770	BG BB Int charge ch64 for E_of_I-1 [9:0] BG BB Int charge ch64 for E_of_I-2 [9:0]	ne						
771	BG BB Int charge ch64 for E_of_I+1 [9:0] BG BB Int charge ch64 for E_of_I [9:0]	data of channel 64						
772	BG BB Int charge ch64 for E_of_I+3 [9:0] BG BB Int charge ch64 for E_of_I+2 [9:0]	<u>5</u>						
773	BG BB Int charge ch64 for E_of_I+5 [9:0] BG BB Int charge ch64 for E_of_I+4 [9:0]	o J						
774	BG BB Int charge ch64 for E_of_I+7 [9:0] BG BB Int charge ch64 for E_of_I+6 [9:0]	ate						
775	BG BB Int charge ch64 for E_of_I+9 [9:0] BG BB Int charge ch64 for E_of_I+8 [9:0]	Ъ						
776	BG BB Int charge ch64 for E_of_I+10 [9:0]							
777	timing_HPTDC_channel_64[31:0]							
778	scaler T1							
779	scaler T2							
780	scaler T3							
781	scaler T4							
782	scaler T5							
783	scaler T6							
784	scaler T7							
785	scaler T8							
786	scaler T9							
787	scaler T10							
788	scaler T11							
789	scaler T12							
790	scaler T13							
791	scaler T14							
792	scaler T15							
793	scaler T16							
794	scaler BB channel 1 [63:32]							
795	scaler BB channel 1 [31:0]							
796	scaler BG channel 1 [63:32]							
797	scaler BG channel 1 [31:0]							
798	scaler BB channel 2 [63:32]							
799	scaler BB channel 2 [31:0]							
800	scaler BG channel 2 [63:32]							
801	scaler BG channel 2 [31:0]							

		scaler BB cha	nnel 64 [63:32]					sc BB ch64
scaler BB channel 64 [31:0]							SC BB CN64	
scaler BG channel 64 [63:32]							sc BG ch64	
scaler BG channel 64 [31:0]							30 BG 0110+	
bunch number for minimum bias -10								
bunch number for minimum bias -9								
bunch number for minimum bias -8								JB
		bunch number for	minimum bias -7	7				ř
		bunch number for	r minimum bias -6	6				٥٤
		bunch number for	minimum bias -	5				Ľ
bunch number for minimum bias -4							둳	
		bunch number for	r minimum bias -3	3				bunch n° for MB
		bunch number for	minimum bias -2	2				
bunch number for minimum bias -1								
	nt	charge on ch1 for minimum-bias -9 [9:0]				Int	charge on ch1 for minimum-bias -10 [9:0]	
	nt	charge on ch1 for minimum-bias -7 [9:0]			BB		charge on ch1 for minimum-bias -8 [9:0]	Ξ
	nt	charge on ch1 for minimum-bias -5 [9:0]			BB	Int	charge on ch1 for minimum-bias -6 [9:0]	က က
	nt	charge on ch1 for minimum-bias -3 [9:0]		BG		Int	charge on ch1 for minimum-bias -4 [9:0]	MB ch1
	nt	charge on ch1 for minimum-bias -1 [9:0]		BG	BB	Int	charge on ch1 for minimum-bias -2 [9:0]	
	nt	charge on ch2 for minimum-bias -9 [9:0]		BG		Int	charge on ch2 for minimum-bias -10 [9:0]	
	nt	charge on ch2 for minimum-bias -7 [9:0]		BG		Int	charge on ch2 for minimum-bias -8 [9:0]	٦ ا
	nt	charge on ch2 for minimum-bias -5 [9:0]		BG		Int	charge on ch2 for minimum-bias -6 [9:0]	MB ch2
	nt	charge on ch2 for minimum-bias -3 [9:0]		BG		Int	charge on ch2 for minimum-bias -4 [9:0]	Σ
	nt	charge on ch2 for minimum-bias -1 [9:0]		BG	BB	Int	charge on ch2 for minimum-bias -2 [9:0]	
BG BB I	nt	charge on ch3 for minimum-bias -9 [9:0]		BG	BB	Int	charge on ch3 for minimum-bias -10 [9:0]	
BG BB I	nt	charge on ch3 for minimum-bias -7 [9:0]		BG	BB	Int	charge on ch3 for minimum-bias -8 [9:0]	h3
BG BB I	nt	charge on ch3 for minimum-bias -5 [9:0]		BG	BB	Int	charge on ch3 for minimum-bias -6 [9:0]	MB ch3
BG BB I	nt	charge on ch3 for minimum-bias -3 [9:0]		BG	BB	Int	charge on ch3 for minimum-bias -4 [9:0]	M
	nt	charge on ch3 for minimum-bias -1 [9:0]		BG	BB	Int	charge on ch3 for minimum-bias -2 [9:0]	
BG BB I	nt	charge on ch4 for minimum-bias -9 [9:0]		BG	BB	Int	charge on ch4 for minimum-bias -10 [9:0]	
BG BB I	nt	charge on ch4 for minimum-bias -7 [9:0]		BG	BB	Int	charge on ch4 for minimum-bias -8 [9:0]	4
BG BB I	nt	charge on ch4 for minimum-bias -5 [9:0]		BG	BB	Int	charge on ch4 for minimum-bias -6 [9:0]	3 cl
BG BB I	nt	charge on ch4 for minimum-bias -3 [9:0]		BG	BB	Int	charge on ch4 for minimum-bias -4 [9:0]	MB ch4
BG BB I	nt	charge on ch4 for minimum-bias -1 [9:0]		BG	BB	Int	charge on ch4 for minimum-bias -2 [9:0]	

Raw Data Format

This format of Raw Data (common header as defined by the DAQ group and data blocks transferred over one DDL) has been implemented in AliRoot by Cvetan in classes AliVZEROBuffer and AliVZERORawStream

Conversion from DDL Raw Data to Digits can be achieved using macro VZERORaw2Digits


Calibration information

VZERO calibration object is defined in **AliVZEROCalibData** as arrays of

- ADC pedestals (128 Float_t)
- ADC sigmas of pedestal distributions (128 Float_t)
- · ADC gains (128 Float_t)
- time offsets (64 Float t)
- time gains $(64 \text{ Float}_{\overline{1}})$
- High Voltages (64 Float_t)
- widths of HV (64 Float_t)

(128 values for ADC information because two sets of ADCs will be used)

Calibration strategy



SHUTTLE Preprocessor

AliVZEROPreprocessor has been implemented in Aliroot and committed to CVS. It has been checked using dummy files.

It retrieves:

- High Voltages mean values from DCS through object
 AliVZERODataDCS
- ADC pedestals, sigmas, and gains from **DAQ** through the FXS and stores them into CDB as a VZEROCalibData object

DA for calibration

All the information needed for calibration is recorded within PHYSICS runs.

Therefore the DA will

- read data of PHYSICS runs from DAQ LDC and select calibration-dedicated information
- create ADC and TDC histograms for each channel
- fit histograms
- give to FXS values of pedestals, sigmas and gains (stored in DAQ FXS file V0_Ped_Width_gain.dat to be fetched by the SHUTTLE VZEROPreprocessor)


Work in progress

Backup slides follow

The V0 detector (II)

V0C





Δη	V0A	V0C
Ring 1	5.1/4.5	-3.7/-3.2
Ring 2	4.5/3.9	-3.2/-2.7
Ring 3	3.9/3.4	-2.7/-2.2
Ring 4	3.4/2.8	-2.2/-1.7

Cell numbering

