




Front End Electronics









What has been done:

- **VOC Detector installed and tested** (using custom FEE) 2-6 April 2007
- **LV and HV accessible from DCS at point 2**
- Test in lab with DCS, DAQ, TRG June 2007
 - test made with only 1 CIU board (corresponding to 1 ring of V0)

Remaining Key Dates:

- End of test and calibration of electronics boards in lab: End of October
- Test in lab with DCS, DAQ, TRG with final FEE: End of November
- Installation of DCS at point 2: Beginning-December
- Installation and configuration of FEE at P2: Mid-December
- Installation of VOA: January 2008




Development of the control



1: TOP					VO Expe	rt Voltag	e Contro	l									
11:12:36 28-09-07 desUiu 300					-					- 22							
root 🔍 🔄		(NoNa	me)														
V00_DET	SE	VOA	High V	oltage	es Set	tings											
V00 DET ««	V0 N	Sec	Ring	VOn	V Int	l On	l Int	I RU Full	IRUL	I RU Hi	IRD	Ws RUF	V/s RUL	V/s RUH	V/s RD	Trip -s	Delay
€00_521 44		Sector0	Ring0	2000	1500	3.000	3.000	10.000	10.000	10.000	10.000	500	750	200	500	3	1
<pre>@VOC_QUAD0</pre>		Sector0	Ring1	2400	1500	3.000	10.000	10.000	3.000	3.000	10.000	300	200	250	500	3	1
<pre> WOC_QUAD1 WOC_QUAD2 </pre>		Sector0	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
VOC_QUAD3		Sector0	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
/00_INFR		Sector1	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
VME VOO FEE		Sector1	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
U_FEE CIUO_memory_zone	Sector C	Sector1	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
CIU1_memory_zone	Sector 1	Sector1	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
CIU2_memory_zone CIU3_memory_zone		Sector2	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
B CIU4_memory_zone	Sector 2	Sector2	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
EIU5_memory_zone IU6 memory zone	Sector 3	Sector2	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
B CIU7_memory_zone		Sector2	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
CTP_CCIU_memory_zone	Sector 4	Sector3	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	Sector 5	Sector3	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
		Sector3	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	Sector 6	Sector3	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	Sector 7	Sector4	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	Dector	Sector4	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
		Sector4	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250 Ramo	ing Speed fro	om OFF to Of	300	3	1
		Sector4	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
		Sector5	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	🥚 c	Sector5	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	🖉 🖉 o	Sector5	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
		Sector5	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	0	Sector6	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
) U	Sector6	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	🔵 🔘 d	Sector6	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
		Sector6	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
		Sector7	Ring0	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
Detector Monitoring Zone		Sector7	Ring1	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
Sector 0 Sector 1 Secto	or 2 Sector	Sector7	Ring2	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
P Sector 4 Sector 5 Sector		Sector7	Ring3	2500	1500	10.000	10.000	10.000	10.000	10.000	10.000	250	300	250	300	3	1
	1	F	Reload T	[able	Store	e Table	ST	ORE PAR	AM TO CH	HANNELS						CLOSE	

R.TIEULENT - ALICE Offline Week





FEE Control panels





Vision_1: TOP	🏶 H	IPTDC FileName		? 🛛
S CIU manual control	CI	U0 HPTDC Manual Control		-Enable/Disable Matching 🔽
S CIU manual control			Roll Over 4095 🤤	Pair 🔽
CIU0 Manual Control	N 🚳 💿 🔽 🕻	DLLTap Offset	Charge pump Curr. 4	TTL serial 🔽 TTL control 🔽
Mean even Mean Odd Cut even Cut Odd Delay hit Treshold Q T			Serial dk delay 0	TTL reset 🔽
	1	0 2 17 0 2 1 0 2 17 0 2	IO clk delay 0 🗢 Core clk delay 0 🗢	
	Electronic 2		Core clk delay 0 🗘 DLL clk delay 0 🗘	TTL hit 🔽 Test mode 🗖
2 0 0 0 0 2047 1100 □ □ 3 0 0 0 0 0 2047 1094 □ □	3	0 🗘 19 0 🗢 3 0 🗘 19 0 🗘	RC tap 1 0	Trailing 🔽
	atus 4		RC tap 2 0	Leading 🗖 Mode RC 🗖
4 0	5	0 21 0 0 5 0 21 0 0	RC tap 3 0 🗢	Mode RC comp
6 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0	🖌 🛛 😽 😽 🕶		RC tap 4 0 🗘	Power down mode
7 0 ♀ 0 ♀ 0 ♀ 0 ♀ 0 ♀ 1116 ♀ 1 1 10.10.10	.10 7		Vernier offset 0	Test output 🔽 Inv Status com 🗖
	.10 8	0 24 0 8 1 24 0 0 0 25 0 9 0 25 0 0	DLL charge pump 1 😂	Low power mode 🔽
	10		Coarse count offset 0 😂	Test in vert 🔽 Counters on bunch rst 🔽
Profil Clk1 win2	11		Trigger count offset 3836 💲	Master reset code 厂
Profil Clk2 win1	12		Event count offset 0 😂	Masterrst on eventrst Reset ch. buffer on sep.
Profil Clk2 win2 V V T T Test charge Update file	13		Search window 47 📚	Sep. on event rst
Delay Clk1 win1 0 Pedestal Suppression	14		Match window 39 🗢	Sep. on bunch rst 📃
Delay Clk I winz 0	15	5 0 🗢 31 0 🗢 15 🚺 🗢 31 0 🗢	TDC IJ 9	Direct event reset 🔽 Direct bunch reset 🔽
Delay Lik2 win1 U Sela FPGa2 Close	СТР		Reject count offset 3832 🗢	Direct trigger
Delay Clk2 win2 0 SelB FPGA2 IV	Trigger signa	Test select Core clock	Serial delay 0 🗢 Token delay 0 🗢	Reject readout FIFO full Readout occupancy
-CCIU			i oken delay U	Readout separator 🗖
Minimum bias V0A threshold 29 🗢 Random trigger rate 1	1 101	31 23 15 enable		OverflowDetect 🔽 Relative 🗖
Minimum bias V0C threshold 3 Trigger Select 1 1	2 102	23 15	7 0	Automatic reject 🔽
Beam gas VQA threshold 2 Trigger Select 2 2				Fixed pattern
Beam gas V0C threshold 2 Trigger Select 3 3	4 104		Errors	Local trailer 🔽 Local header 🔽
BBA for beam gas trigger th 0 Trigger Select 4 4	5 105	DLL dock source PLL clock 320 V DLL Mode 320MH	Vernier IV	Global header 🔽
BBC for beam gas trigger th 0	6 106	Core dock source Clock 40 Dead time 10ns	Coarse 🔽 Channel select 🔽	Global trailer 🔽 Keep token 🔽
Trigger delay 15 C Delay 1 0 C	7 107	IO clock source Clock 40 Max event size No limit Serial clock source PLL clock 80 Leading res. 100ps	L1 buffer parity 🔽	Master
	8 108	Strobe select No strobe V Readout FIFO size 256	Trigger FIFO parity 🔽	Bytewise 🥅 Serial 🥅
Random trigger generator ☐ Delay 2 2 ☐ Clock trigger source sel 1 ☐ Delay 3 1 ☐ Delay 3 1	9 109 _{Bea}	adout single cycle sp. 40Mbits/s Vidth 800ps	Readout FIFO parity V	JTAG readout
	10 110		Readout state 🔽	Select bypass inputs
Clock trigger source sel U Centrality trigger V0A threshold 1 65535 🗢	11 111		Setup parity 🔽 Control parity 🔽	Error mark 🔽 Error bypass 🗖
Sel 2 clock DCS 🔽 Centrality trigger V0A threshold 2 0	12 112 Up	date DP from FEE Update file Close	JTAG inst. parity 🔽	Readout speed sel 🔽
Clock V0A source sel0 Centrality trigger V0C threshold 1 Clock V0C source sel1 Centrality trigger V0C threshold 2 2	13 113 🔍			
Clock V0A sel1	14 114 🗢			
Clock VOC sel1 Multiplicity trigger VQA thr high 2	15 115 🗢			
Sel clock 1 🔽 Multiplicity trigger V0A thr low 1 🗢 Sel clock 2 🔽 Autor to a second to a	16 116 🗢			
Calalack 2 Multiplicity trigger VUC thr high U 👻 🔤	_1 trigger latency 0		×	
Sel clock 3 T Multiplicity trigger V0C thr low 1 📚	Option code 💈 💲		CLOSE	
	Include hamming			
Update DP from FEE Update file Close				
		LICE Offline Week		



V0-DCS State Diagram











Add AliVZERODataDCS class to process DCS Data

Extract the Means and Widths during a physics run of the 64 HV Channels

Corresponding DCS Aliases:

V00/HV/V0[A-C]/SECTOR[0-7]/RING[0-3]


DCS alias	N of channels	Data type	Unit	Value	% fluctuation	Update Frequency (s)
V00/HV/V0 [A-C] /SECTOR [0-7] /RING [0-3]	64	float	V	1800	1	10





V0 detector should run with a common gain on all channels

- DA will calculate from data gain, sigmas and pedestals
- All PMTs have been calibrated



V0Preprocessor will calculate the new voltages which should be apply via DCS panels





- DCS Control of the V0 is well advanced
- It is used daily in lab for the test of the FEE boards
- DCS Preprocessor developed, tested and committed









V0 Node Synchronization table



V00_DET	V0 MODULE (V0A/V0C)	FEE	VME Crate
OFF	OFF	OFF	OFF
STANDBY	OFF	OFF	ON
DOWNLOADING	DOWNLOADING	DOWNLOADING	ON
CALIBRATING		CALIBRATING	ON
STBY_CONFIGURED	STBY_CONFIGURED	READY	ON
MOVING_READY	MOVING_READY	READY	ON
MOVING_BEAM_TUN	MOVING_BEAM_TUNING	READY	ON
MOVING_STBY_CONF	MOVING_STBY_CONF	READY	ON
BEAM_TUNING	BEAM_TUNING	READY	ON
READY	READY	READY	ON
TRIPPED	TRIPPED		
NO_CONTROL	NO_CONTROL		
NO_CONTROL		NO_CONTROL	
NO_CONTROL			NO_CONTROL
SYS_FAULT	SYS_FAULT		
SYS_FAULT		SYS_FAULT	
SYS_FAULT			SYS_FAULT



VME Control panel



Vision_1: TOP								
11:12:59 28-09-07 double 300 root Image: Contemport of the second s			()		- VME Control Panel		LHC RAD.	MACHINE DEVELOPMENT UNSTABLE BEAMS NO CONNECT
VOU_DET VOC_QUADO VOC_QUADO VOC_QUAD1 VOC_QUAD2 VOC_ULAD3 VOC_ULAD4 VOC_ULAD4 VOC_ULAD4 VOC_ULAD5 VOC_ULAD5	Comma Or Temper Pro	off ature pe 1 21 °C CanBus	Transmit/Re Tx Mes Rx Mes Tx Erro Rx Erro Bus Status Error Ar	sages Pending ssages Pending r Occured r Occured ctive State /arming State assive State	Remote Control HW Write Protect Details Buffers Buffer Overflow Occured Hardware Buffer Overflow Occured Software Buffer Overflow Occured	Power Supply Channel Name + 5 Volt + 8 Volt + 3.3 Volt - 8 Volt - 9 Vo	Voltage 0.00 0.01	Current 0.300 0.140 0.300 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.00000 0.000000
Detector Monitoring Zone		Info Panel not	yet enabled!					
High Voltage Sector 0 Sector 1 Sector High Voltage Sector 4 Sector 5 Sector								
		V00_dcs	V00_dcs					CLOSE

R.TIEULENT - ALICE Offline Week





- FEE server on DCS Board:
 - Driver for communication with CCIU: developed, tested and fully functional
 - FEE server: developed, tested, stable and fully functional

• DIM server for CTP (to set CTP option code : developed, tested, stable and fully functional

- <u>PVSS</u>:
 - State machines defines and fully implemented
 - FEE Client (DIM) stable and fully functional
 - Front panels : completed
- <u>VME Crate:</u>
 - Control, FSM and panels completed using the work of Lionel Wallet.
- <u>Remaining work</u>:
 - Interface with the Configuration DB.





CAEN Crate:


- Crate installed in CR4 controlled by DCS
- Need to develop the operation of the crate by 2 operators (T0/V0)


PVSS:


• All panels developed


FSM:

• FSM completed including the SW interlock between LV and HV.



















POWER MODULE	HV_SECTOR i th	LV Channel i th
OFF	OFF	OFF
DOWNLOADING	OFF	RAMP_UP
MOVING_OFF	OFF	RAMP_DW
STBY_CONFIGURED	OFF	ON
MOVING_READY	MOVING_READY	ON
MOVING_BEAM_TUNING	MOVING_BEAM_TUNING	ON
MOVING_STBY_CONF	MOVING_OFF	ON
BEAM_TUNING	BEAM_TUNING	ON
READY	READY	ON
NO_CONTROL	NO_CONTROL	
NO_CONTROL		NO_CONTROL
TRIPPED	TRIPPED	
TRIPPED		TRIPPED
SYS_FAULT	SYS_FAULT	
SYS_FAULT		CHAN_FAULT






• Use the principle of Caen Channel Stock Settings developed by Antonio Franco for the HMPID. Will move to new FW component as soon as it becomes available.





Voltage Quadrant Interlock





If (Any LvChannel != ON) and (Any Hv Sector !=OFF) Then SWITCH_OFF HVSectors





- Control of the DCS board components :
 - TTCRx registers (example : TTC channel B data output for the CCIU board)
- Control of the FEE boards (CCIU and CIU) components
 - HPTDCs
 - Modes
 - Pedestals
 - ə ...
- Collection and publication of monitoring data
 - DCS board
 - FEE





- Main panel with :
 - Configure (from configuration file or database configuration parameters?)
 - Reset
- Child panel with status of the different components of the system controlled by the DCS board
 - HPTDC on DCS board
 - CCIU registers
 - CIU registers
- Sub-child panels with individual access to registers and functions of the previous components







Gains and pedestals computed by Online Monitoring using dedicated data (minimum bias and +/- 10 around the event of interest mini-events respectively) stored in the FEE and sent to the DAQ with the events of interest.

Note that this procedure is achieved by the FEE independently of the Central Trigger Processor.

These values will be written in the Calibration Data Base for later use by offliners and updated at each run change.

Validity period will be run interval unless a hardware failure occurs.







Calibration excel file



Par #	Parameter	Data format/size per channel	Data size (Total) Bytes		Update freq	Source	Confirmed
			in OCDB	reference			
1	gains	32 bits (TBC)	512	0	Run	DAQ (on line data)*	yes
2	pedestal means	32 bits (TBC)	512	0	Run	DAQ (on line data)*	yes
3	pedestal sigmas	32 bits (TBC)	512	0	Run	DAQ (on line data) *	yes
4	time gains	32 bits (TBC)	256	0	Run	DAQ (on line data)*	yes
5	time offsets	32 bits (TBC)	256	0	Run	DAQ (on line data)*	yes

Run type / Trigger type	# of required events/sampling rate	Processing level: sub- event or event	Results: FEE/Archive	Accessible by offline	Calib. Procedure in AliRoot	use case #
physics data *	at least 2000 L2 (TBC)	event and sub-event	DAQ FES / OCDB	yes	fall 2006	6
physics data *	at least 1000 L2 (TBC)	event and sub-event	FEE and DAQ FES / OCDB	yes	fall 2006	6
physics data *	at least 1000 L2 (TBC)	event and sub-event	FEE and DAQ FES / OCDB	yes	fall 2006	6
physics data *	at least 10000 L2 (TBC)	event	DAQ FES / OCDB	yes	Unknown	1
physics data *	at least 10000 L2 (TBC)	event	possibly FEE and DAQ FES / OCDB	yes	Unknown	6





An event as seen by the V0 Front End Electronics will be:

- Charges (64).
- Arrival times (64) and time response widths (64).
- Beam-Beam (BB) and Beam-Gas (BG) flags (64).
- States of the 5 triggers sent to the CTP (MinBias, BB, BG, Central, SemiCentral).

For each event triggered by a L2 signal coming from the CTP (called Event-Of-Interest), the following information will be sent to the DAQ:

1. The event of interest itself with all the parameters listed above, for physics analysis

2. The events between EoI-10 to EoI+10 (charges and BB/BG flags), for monitoring pedestals, pile-up...

3. The 10 last V0 Minimum Bias events (charges and BB/BG flags), for monitoring gains





 Calibration parameters are computed online in the DAQ LDC from sampling dedicated data

• Results are made available as ROOT files in the DAQ FES

• DCS accesses the Root file in the DAQ FES, compares the parameter values to reference values stored in the DCS Configuration DB and updates the FEE values if needed.





Calibration CDB file has been created and CDB reading implemented.

Calibration parameters stored into CDB are :

- 128 gains, 128 pedestal means, 128 pedestal sigmas (2 QDC per channel)
- 64 time gains and 64 time offsets
- i.e. 512 floats, 4 kB

All these parameters are accessible through class AliVZEROCalibData