

# Simulation framework for TFC architecture and configurable FE-ROB model

LHCb Electronics Upgrade Meeting 26-10-09

*<u>Federico Alessio</u>, CERN Richard Jacobsson*, CERN



No L0-trigger

- Point-to-point bidirectional high-speed optical links
  - $\rightarrow$  Same technology and protocol type for readout, TFC and throttle
  - $\rightarrow$  Reducing number of links to FE by relaying ECS and TFC information via ROB

![](_page_2_Figure_0.jpeg)

![](_page_3_Picture_0.jpeg)

Build a full simulation framework based on the new Readout/S-TFC architecture

- 1. synthesizable "clock level-fidel" simulation of S-TFC component and links (Thanks to Marseille for GBT simulation to startout from!)
- 2. clock level emulation of FE+ROB model with variable parameters

Investigate (in theory for now) latency and phase control and stability of common Altera GX links with Marseille

➢ Based on mature ideas on new S-TFC architecture presented at IEEE Real Time Conference 2009 in Beijing, China

http://lhcb-doc.web.cern.ch/lhcb-doc/presentations/conferencetalks/postscript/2009presentations/Alessio-IEEE-NPSS.ppt

![](_page_3_Picture_7.jpeg)

![](_page_4_Picture_0.jpeg)

## 1. Simulating S-TFC links

#### S-TFC Master Simulation Block

![](_page_4_Figure_3.jpeg)

#### S-TFC Master ← → S-TFC Interface link **preliminary** protocol

➤ TFC control fully synchronous 60bits@40MHz → 2.4 Gb/s (max 75 bits@ 40 MHz → 3.0 Gb/s)

EVENT ID (4-12 bits)	TFC information (40-32 bits)	ReedSolomon-FEC (16 bits)
	<ol> <li>Reed Solomon-encoding used on maximum reliability (header ~16 bit</li> <li>Asynchronous readout → TFC info</li> </ol>	TFC links for ts) (ref. CERN-GBT) must carry Event ID

#### Throttle("trigger") protocol

EVENT ID	THROTTLE information	OTHERS	ReedSolomon-FEC
(4-12 bits)	(20 bits)		(16 bits)

1. Must be synchronous and carry Event ID

→ Protocol will require alignment similar to TFC protocol

#### The links are successfully simulated

- → The clock recovery from data stream needs additional firmware logic (thanks for disclosed info from Altera) in order to control the latency and the phase of the clock w.r.t. the data stream
- → Plan to test the link with a (real) board developed in Marseille

N.B. in the full simulation framework, the links are not simulated for "time consuming" reasons but emulated

![](_page_5_Figure_0.jpeg)

![](_page_6_Figure_0.jpeg)

![](_page_7_Picture_0.jpeg)

## 2. Results (Example 1)

Variables applied:

<Detector occupancy> = 30% #channels / GBT link = 15 → ~ 4.5 channels / GBT after ZS Derandomizer depth = 16 Channel size = 12 (e.g. ADDR = 4bits + ADC\_DATA = 8bits)

![](_page_7_Figure_4.jpeg)

![](_page_7_Figure_5.jpeg)

→ No truncation occurred: system undercommitted (overdesigned)
 → ~145kbits of channel data sent through one GBT link over full LHC turn:
 48.3% of GBT link bandwidth + 14% Event Header + 4.8% GBT header (unavoidable)

![](_page_8_Figure_0.jpeg)

![](_page_9_Figure_0.jpeg)

![](_page_10_Figure_0.jpeg)

![](_page_11_Picture_0.jpeg)

### Conclusions

- We have now a generic simulation testbench for the Readout architecture

- $\rightarrow$  Starting point for discussion
- → Easily implement any detector design parameters and/or alternative model for ZS or data compression
- → Used to implement and verify TFC and Readout mechanisms in TFC-FE-ROB (synch checks, calibration, resets, NZS readout...
- → Already started implemented a CALO example with Jacques and Frederic: compression, packing, transmission over GBT (soon results and ZS!)

Please come to us with realistic numbers and requirements about ADC data sizes and distributions!

- Optimise FE model in VHDL (e.g. split channel data across different GBT frames, optimise buffer occupancies by merging small events together)

- Plan for the autumn is to test the TFC links with the Marseille board
- Start working on a first prototype for a TFC control board

Thanks for your attention