

# Technological blocks for 40 MHz readout


---

- **Implementation**
- **Critical issues**
- **Board status**
- **Foreseen schedule**



Frederic Marin & Jean-Pierre Cachemiche

# Implementation

- ◆ **Main board** : 2 FPGAs Stratix IV GX
- ◆ **Mezzanine board** :
  - 1 SNAP12 receiver : 12 x 6.25 Gbits/s → emulation of GBT reception
  - 1 SNAP12 transmitter : 12 x 6.25 Gbits/s → emulation of emission toward GBT
  - 1 transceiver 8.5 Gbits/s → emulation of farm interface
    - ➔ availability of Stratix IV GT at 10-11 Gbits/s on 2010



# Mechanics



# Critical issues

## ◆ Power supplies for FPGAs :

25 power supplies required !!

## ◆ Decoupling scheme for FPGAs :

- Estimated consumption full charge = 15A for 0.9V
- 200 decoupling capacitors required !
- Only 75% of capacitors implemented
- Not a problem for the prototype : limited design


➔ Tests at full charge will be made to validate our decoupling scheme

### Power supplies:

- V <sub>CC</sub> :	0.9V	core supply voltage
- V <sub>CCPT</sub> :	1.5V	power supply for programmable technology
- V <sub>CCPGM</sub> :	3.0 V	configuration pins power supply
- V <sub>CCAUX</sub> :	2.5V	Auxiliary supply for the programmable power technology
- V <sub>CCBat</sub> :	2.5V	Battery back up power supply (non utilisé dans ce design)
- V <sub>CCPD</sub> :	3.0V	I/O pre-driver (for 3.0V and 3.3V) power supply
- V <sub>CCPD</sub> :	2.5V	I/O pre-driver (For lower than 2.5V and equal) power supply
- V <sub>CCIO</sub> :	1.8V	I/O power supply
- V <sub>CCIO</sub> :	2.5V	I/O power supply
- V <sub>CCIO</sub> :	3.0V	I/O power supply
- V <sub>CC_CLKIN</sub> :	2.5V	differential clock input power supply
- V <sub>CCD_PLL</sub> :	0.9V	PLL digital power supply
- V <sub>CCA_PLL</sub> :	2.5V	PLL analog power supply
- V <sub>CCA_L</sub> :	3.0V	Transceiver high voltage power (left side)
- V <sub>CCA_R</sub> :	3.0V	Transceiver high voltage power (right side)
- V <sub>CCHIP_L</sub> :	0.9V	Transceiver HIP digital power (left side)
- V <sub>CCHIP_R</sub> :	0.9V	Transceiver HIP digital power (right side)
- V <sub>CCR_L</sub> :	1.1V	Receiver power (left side)
- V <sub>CCR_R</sub> :	1.1V	Receiver power (right side)
- V <sub>CCT_L</sub> :	1.1V	Transmitter power (left side)
- V <sub>CCT_R</sub> :	1.1V	Transmitter power (right side)
- V <sub>CCL_GXBLn</sub> :	1.1V	Transceiver clock power (left side)
- V <sub>CCL_GXBRn</sub> :	1.1V	Transceiver clock power (right side)
- V <sub>CCH_GXBLn</sub> :	1.5V	Transmitter output buffer power (left side)
- V <sub>CCH_GXBRn</sub> :	1.5V	Transmitter output buffer power (right side)

# Board Layout


- ◆ 684 components, 2 FPGAs 1500 pins
- ◆ PCB dimension 73.5 x 181.5 mm



Prototype board top layer view

# Board routing

- ◆ Board and its mezzanine are routed: 14 layers, 900 signals, sequential PCB (buried and laser vias)



# Foreseen schedule

---

- ◆ November : **PCB manufacturing**
- ◆ December/January : **cabling**
- ◆ **Start debug** : mid January
- ◆ **First measurements** and results : Early March

# Conclusion

---

- ◆ This board will allow us to test :
  - GBT protocol compliance at 4.8 Gbits/s
  - Signal integrity on copper through mezzanine connector up to 8.5 Gbits/s in and out
  - Density issues for implementing large FPGAs
- ◆ With this board we are able to validate all technologies required by the 40 MHz read-out board
- ◆ By the end of 2010 we will develop a prototype of the 40 MHz board with:
  - A 10 Gbits/s implementation
  - A form factor suitable for LHCb