



# CLIQ components redundancy

Alejandro Fernandez Navarro

With inputs from: Joaquim Mourao, Andrea Apollonio, Volker Geitner and Arjan Verweij


TE-MPE-PE

14.03.2018

# Outline

- Introduction
- CLIQ failure rate study
- Capacitor bank configuration
- Conclusions

# CLIQ (Coupling-Loss Induced Quench)



Current change

Magnetic field change

Coupling losses (Heat)

Temperature rise

**QUENCH**

# Introduction

- **Manufactured and successfully tested the first two versions of CLIQ units (2015-2017). The third version, intended to be the final version, under development.**
- **Three CLIQ v1 units tested on an LHC main dipole within the HL-LHC program (2015-2017).**
- **Three CLIQ v2 units successfully qualified (2017) and ready to be used in an extensive R&D program at the SM18 test facilities at CERN. Five CLIQ v2 units to be manufactured by the industry.**
- **A further optimization of parameters is expected in the following months. CLIQ v3 prototype to be manufactured at CERN.**
- **CLIQ v3 is intended to protect the LHC inner triplet magnets following their installation in 2024-25.**

# CLIQ failure rate study

**Goal:** To assess the **appropriate level of redundancy** of the internal CLIQ components.

- **Assessment of the failure rates and failure modes of the CLIQ components:**

Using datasheets, inputs from experts, and Isograph Reliability Workbench (MIL-HDBK)


- **Identify the safety critical failure scenarios and analyze the combinations of failures leading to them:**

Inputs from previous failure scenarios studies of different CLIQ systems.

- **Study possible components redundancy to minimize the risk**
- **Calculation of failure rates depending on redundancy level of CLIQ components**

# CLIQ failure rate study

## Circuit schematic of the CLIQ v2 unit



Courtesy of Joaquim Mourao







# CLIQ failure rate study

## Calculation of failure rates with Isograph Reliability Workbench (MIL-HDBK-217F)

CLIQ unit

- CLIQ UNIT:FR=4120 FTS
  - UECCPS24P501104-5:HV CAPACITOR CHARGER:FR=1000
  - E56.C82-406900:CAPACITOR 600 V/ 40 mF:FR=200
  - 0.3:TRIGGERING SYSTEM:FR=2920(CR=0.207)
    - CS10.241:TC POWER SUPPLY:FR=1531
    - 0.3.2:TRIGGER CARD:FR=262.2(CR=1.725)
      - 200:RESISTOR:FR=33.41
      - 1N4007:PLASTIC RECTIFIER:FR=9.301
      - CNY17-3-000E:PHOTOTRANSISTOR OPTOCOUPLER:FR=80
      - HEF4011BP:QUAD 2-INPUT NAND GATE:FR=11.2
      - NE555P:TIMER:FR=1.4
      - BZX55C15:ZENER DIODE:FR=9.465
      - IRF640NPBF:TRANSISTOR MOSFET:FR=77.72
      - 1N5821:SCHOTTKY DIODE:FR=10.87
      - 036 RSP:POLARIZED ELECTROLYTIC CAPACITOR:FR=27.11
      - 0.3.3:PULSE TRANSFORMER:FR=1077
      - 5STB24N2800:BI-DIRECTIONAL CONTROL THYRISTOR:FR=49.1

Prediction blocks - General - Top 1000 rows

ID	Part number	Description	Parent
UECCPS24P5011...	0-1	HV CAPACITOR CHARGER	
E56.C82-406900	0-2	CAPACITOR 600 V/ 40 mF	
0.3	0-3	TRIGGERING SYSTEM	
CS10.241	0-3-1	TC POWER SUPPLY	
0.3.2	0-3-2		
200	0-3-2-1		
1N4007	0-3-2-2		
CNY17-3-000E	0-3-2-3		
HEF4011BP	0-3-2-4		
NE555P	0-3-2-5		
BZX55C15	0-3-2-6		
IRF640NPBF	0-3-2-7		

Block Properties - IRF640NPBF : TRANSISTOR MOSFET MIL-217 [F2] Transistor, LF FET

General Parameters Rate/Pi Factors Tasks Notes Hyperlink

Quantity: 1

Application, LF: Linear

Environment: Ground, benign

Quality, Discrete Semicon: Jan

Junction Temperature: 54.8

Junction Temp Calc Mode: Full Model

Ambient Temperature: 30

Case Temperature: 42.4

Operating Power (W): 0.4

Connection Type: Reflow Solder

Adjustment Factor: 1

Type, FE: MOS FET

No. of Pins: 3

Theta Case / Ambient: 31

Theta Junction Case: 31

Stress= Temp= OK Cancel

International IGR Rectifier

IRF640N/S/LPbF

PD - 95046A

IRF640NPbF  
IRF640NSPbF  
IRF640NLPbF  
FET® Power MOSFET

Conditions

$I_D = 250\mu A$   
to 25°C,  $I_D = 1mA$   
 $I_D = 11A$   $\Phi$   
 $I_D = 250\mu A$   
 $I_D = 11A$   $\Phi$   
V,  $V_{GS} = 0V$ ,  $T_J = 150^\circ C$

$V_{DS} = 200V$   
 $R_{DS(on)} = 0.15\Omega$   
 $I_D = 18A$

See Fig. 6 and 13

See Fig. 10  $\Phi$

See Fig. 5

Conditions

symbol  $\Phi$   
he  
verse  
in diode,  
 $I_D = 11A$ ,  $V_{GS} = 0V$   $\Phi$   
 $I_D = 11A$   
A/us  $\Phi$   
on is dominated by  $L_C + L_D$

Max. Units  
18 A  
13 W  
72 W  
150 W  
1.0 W/°C  
 $\pm 20$  V  
247 mJ  
18 A  
15 mJ  
8.1 V/ns  
to +175 °C

Max. Units  
1.0 °C/W  
62  
40

2

9723/10

International IGR Rectifier

IRF640N/S/LPbF

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics

Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature

www.irf.com


3

# CLIQ failure rate study

## Failure rates and failure modes of the CLIQ components

Component	ID	Description	MTBF (years)	Failure rate (FIT= $10^{-9}h^{-1}$ )	Failure mode	Mode probability	Mode failure rate (FIT)	FMEA probability factor	Failure rate data source
Capacitor Electronicon 40 mF/500 V	E56.C82-406900	MKP-DC self-healing plastic thin film capacitor for power electronics	570.4	200	> 10 % loss of capacitance	0.8	160	4	Manufacturer data (hotspot 55 °C) with inputs for the application and mode probabilities from Dr. Volker Geitner, Director of Research and Development of Electronicon.
					Short-circuit	0.2	40	3	
HV capacitor charger	UECCPS24P501104-5	With charging voltage monitoring	114.1	1000	No output	0.52	520	5	Manufacturer data AIT02ZPFC-01NL (max. temp. 100 °C).  To be updated: new capacitor charger of reference
					Incorrect output	0.48	480	5	
Trigger card (Considered 1 TC circuit)		With internal failure signal due to voltage supplied lower than expected	435.4	262	No output	1	262	4	Calculated by components according to MIL-HDBK-217F (environment Ground Benign, fixed, 30 °C, GB30).
Trigger card power supply Puls	CS10.241	Output 24 V, 10 A DC	74.5	1531	No output	0.52	796.1	5	Manufacturer data according to MIL-HDBK-217F (environment Ground Benign, fixed, 25 °C, GB25).
					Incorrect output	0.48	734.9	5	
Pulse transformer Socomec		Transformer ratio 2:1	105.9	1077	No output	1	1077	6	Manufacturer data (max. temp. 80 °C).
Bi-directional control thyristor ABB	55TB 24N2800	Two thyristors integrated into one wafer. Free-floating silicon technology. Blocking voltage 2800 V.	2328.1	49	Open-circuit	0.2	9.8	2	Calculated according to MIL-HDBK-217F (environment Ground Benign, fixed, 30 °C, GB30) with inputs for the application from manufacturer (Joerg Berner, ABB Customer Support Manager).
					Short-circuit	0.8	39.2	3	


# Thyristors, straight Vs. cross connection



$$\left. \begin{aligned} \lambda_{TCf} &= 262 \text{ FIT} \\ \lambda_{PTf} &= 1077 \text{ FIT} \\ \lambda_{BTf} &= 49 \text{ FIT} \end{aligned} \right\} P_{if} = 1 - e^{-\lambda_{if}t}$$

$$P_{notTrigg} = P_{TCf}^2 + P_{PTf}^2 + P_{BTf}^2 + 2P_{TCf}P_{PTf} + 2P_{TCf}P_{BTf} + 2P_{PTf}P_{BTf} = 1 - e^{-\lambda_{notTrigg}t}$$

$$\lambda_{notTrigg} = 16.7 \text{ FIT}$$



The very little difference in failure rates doesn't justify the risk of losing both triggering channels because of a short-circuit from anode to gate.

⇒ Keep the triggering channels independent (straight connection)

$$P_{notTrigg} = P_{TCf}^2 + P_{PTf}^2 + P_{BTf}^2 + 2P_{TCf}P_{PTf} + 2P_{TCf}P_{BTf}^{\sim 0} + 2P_{PTf}P_{BTf}^{\sim 0} = 1 - e^{-\lambda_{notTrigg}t}$$

$$\lambda_{notTrigg} = 15.6 \text{ FIT}$$

# CLIQ failure rate study

## Failure scenarios

- Triggering delay of 1 ms of the CLIQ unit
- Spurious triggering of the CLIQ unit

**Safety critical**






• Not-triggering of the CLIQ unit

• Triggering system redundancy

• Non-nominal discharge due to one/several capacitors in open/short circuit (depending on the capacitor bank configuration)

• Short-circuit of the capacitor bank of one CLIQ unit

## Capacitor bank redundancy possibilities





# Total CLIQ failure rate and price depending on redundancy level

	Capacitor bank redundancy	Cap. bank short-circuit failure rate (FIT)	Triggering system redundancy	Not-triggering failure rate (FIT)	Total safety critical failure rate (FIT)	Total safety critical MTBF (years)	Price (€)
Hypothetical no redundant CLIQ unit	Single capacitor (600V / 40 mF)	40	Single TC power supply Single TC circuit Single pulse transf. Single bi-direc. Thyristor	2919	2959	38,6	9470
1st Generation of CLIQ units (2015, shipped to FNEAL)	No redundant capacitor bank (2 x 500 V / 40 mF)	80	Single TC power supply Redundant TC circuit Redundant pulse transf. Single bi-direc. Thyristor	1596	1676	68,1	11330
2nd Generation of CLIQ units (2016)	No redundant capacitor bank (5 x 1000 V / 10 mF)	200	Redundant TC power supply Redundant TC circuit Redundant pulse transf. Redundant bi-direc. Thyristor	73	273	417,9	14380
3rd Generation of CLIQ units. Proposal 1	Single capacitor (600 V / 40 mF)	40	Redundant TC power supply Redundant TC circuit Redundant pulse transf. Redundant bi-direc. Thyristor	73	113	1009,5	11530
3rd Generation of CLIQ units. Proposal 2	2 capacitors in series (2 x 600 V / 80 mF)	0,01	Redundant TC power supply Redundant TC circuit Redundant pulse transf. Redundant bi-direc. Thyristor	73	73,01	1562,5	15920
3rd Generation of CLIQ units. Proposal 3	4 capacitors in H or square configuration (4 x 600 V / 40 mF)	0,05	Redundant TC power supply Redundant TC circuit Redundant pulse transf. Redundant bi-direc. Thyristor	73	73,05	1561,6	16440

The series production of the CLIQ units will significantly reduce these estimated prices

# Capacitor bank configuration

- Assumption 1: if the short-circuit occurs > 10 minutes before the CLIQ discharge, the rest of capacitors will be charged until their new charging voltage.
- Assumption 2: In case of short-circuit, the rest of capacitors would be able to discharge their energy through the shorted one.

	Failure probability for one capacitor	Remaining energy		Failure probability for one capacitor	Remaining energy 2 in series
		H configuration 	Square config. 		
Short-circuit (>10 min before discharge)	Low*	$2 * E_{nom}$	$\frac{3}{2} E_{nom}$	$\frac{Low}{2}$	$2 * E_{nom}$
Short-circuit (just before discharge)	Negligible*	$\frac{E_{nom}}{2}$	$\frac{3}{4} E_{nom}$	$\frac{Negligible}{2}$	$\frac{E_{nom}}{2}$
Open-circuit (no matter when)	Very low**	$\frac{2}{3} E_{nom}$	$\frac{E_{nom}}{2}$	$\frac{Very\ low}{2}$	Not firing

\* Probability estimated considering random failures (constant failure rates); capacitors are charged all the time, but they are triggered only ~ once a month. According to experts: the risk  $\sim U^2$ , it is considered not significant the impact of firing event on the risk of failure.

\*\*Open-circuit only realistically possible in the capacitor connection points. Estimation based on experts opinions.

# Conclusions

## General:

- **Full redundancy of the triggering system is already implemented in CLIQ v2 and will be used for CLIQ v3** (from the power supply of the trigger card to the bi-directional thyristors). The two **triggering channels are independent**. **Just one not-triggering failure every 1563 years is expected.**
- **There is not a technological limit for further redundancies or monitoring systems, but a cost increase.**

## Capacitor bank configuration for CLIQ v3:

- **Either H or square configurations are recommended for CLIQ v3. CLIQ will fire with partial energy in case of short-circuit or open circuit of one capacitor, and the probability of short-circuit or open-circuit of the whole capacitor bank is negligible.** The series configuration shows lower failure probabilities (factor 2) but will not fire in case of open-circuit of one capacitor.
- **Between H and square configurations, both options show advantages and disadvantages depending on the type of failure. Further risk analysis is ongoing to make this choice.**
- Short-circuit of one capacitor can be detected if there is **monitoring charging voltage across every capacitor**. Open-circuit cannot be detected without triggering the system. A maintenance strategy will be defined.

# Annex



# Safety first

- △ Equipment stop button stop, mains current breaker, on/off switch
- △ Interlock triggers when user opens the door for capacitance selection
- △ Padlocks on the capacitance selectors
  - > The stored energy is dissipated in the resistor bank

