



EDET DH80k – Characterization of a DePFET based sensors for TEM Direct Electron Imaging


VCI2019 - The 15th Vienna Conference on Instrumentation

19/02/2019

M. Predikaka*

A. Bähr, C. Koffmane, J. Ninkovic, E. Prinker, R. Richter, J. Treis, A. Wassatsch

* corresponding author: mip@hll.mpg.de



Motivation

for the project

Stroboscopic imaging provides insights to the dynamics of processes:

- short, discrete illumination periods with high intensity
- decouples exposure time, image contrast and motion blur
- pulse intensity defines the image contrast
- frequency of illumination defines time resolution
- pulse duration defines impact of motion blur



Motivation

for the project

Stroboscopic imaging provides insights to the dynamics of processes:

- short, discrete illumination periods with high intensity
- decouples exposure time, image contrast and motion blur
- pulse intensity defines the image contrast
- frequency of illumination defines time resolution
- pulse duration defines impact of motion blur



Challenges of stroboscopic imaging in TEM world:

- real space imaging → high granularity
- high intensity → high dynamic range
- direct electron detection → thin substrate
- high pulse frequency → high framerate
- “grey scale” image → no data reduction possible



Introduction


to the camera system and its challenges

Camera system:

- focal plane area (FPA) consists of 4 individual and independent modules (“tiles”), each capable of stand-alone operation
- small sensitivity gap between tiles (1.2 mm)
- All Silicon Module (ASM)
- readout in rolling shutter mode, 100 ns/row, 4 rows in parallel
- maximum framerate of 80 kHz or 12.8 μ s/frame
- front end electronics (FEE) buffers bursts (movies) with 100 frames
- maximum burst rate 100 Hz

Data rate:

- 8 bit digitization resolution:
 - tile module data rate of ~3 GB/s
 - total data rate of ~12 GB/s
- data reduction difficult if not impossible



Introduction

to the camera system and its challenges

Sensor array



- 1 MPixel for the complete FPA
- 512 x 512 pixels per tile
- (60 x 60) μm^2 pixel size


Dynamic range of pixels:

- single primary e^- sensitivity
- capable of storing the signal from 100 primary e^- at 300 keV ($\sim 800k$ signal e^-)

Spatial resolution improvements:

- reduce e^- multiple scattering
 - thin sensitive detector substrate (50 μm and 30 μm)
- reduce e^- back scattering
 - no support layer
 - highly effective beam dump






The DePFET structure and its positive sides

Depleted p-channel Field Effect Transistor on high resistive n-doped bulk

- integrated 1st stage amplification (g_q)
- charge storage capability
 - readout on demand
 - rolling shutter mode
- small capacitance and low noise
- high quantum efficiency and fill factor
- fully depleted bulk
 - optionally thinned
- front- or back-side illumination possible
- easily scalable
- adjustable dynamic range
- signal compression
 - achieved by overflow charge storage regions with different g_q




The DePFET structure

and its operation principle

Two states of operation:

- OFF state:
 - idle state, no power dissipation, but collecting signal charge
- ON state:
 - transistor current depending on signal charge in internal gate





The DePFET structure

and its operation principle

Two states of operation:

- OFF state:
 - idle state, no power dissipation, but collecting signal charge
- ON state:
 - transistor current depending on signal charge in internal gate





EMPTY ON STATE

The DePFET structure

and its operation principle

Two states of operation:

- OFF state:
 - idle state, no power dissipation, but collecting signal charge
- ON state – correlated double sampling:
 - transistor current depending on signal charge in internal gate





EMPTY ON STATE

The DePFET structure

and its operation principle

Two states of operation:

- OFF state:
 - idle state, no power dissipation, but collecting signal charge
- ON state – correlated double sampling:
 - transistor current depending on signal charge in internal gate





The DePFET structure


and its operation principle

Two states of operation:

- OFF state:
 - idle state, no power dissipation, but collecting signal charge
- ON state – correlated double sampling:
 - transistor current depending on signal charge in internal gate




The DePFET structure and its operation principle



INITIAL DEPFET RESPONSE IS LINEAR
CALIBRATION WITH A KNOWN RADIOACTIVE SOURCE



The EDET DePFET structure and its operation principle



INTERNAL GATE is under the GATE

1ST OVERFLOW REGION is around the SOURCE


2ND OVERFLOW REGION is under the SOURCE



Measurement setup

operating principle


Design concept:
MODULARITY



Measurement setup

operating principle


Design concept:
MODULARITY



Measurement setup

operating principle


Design concept:
MODULARITY



Measurement setup

operating principle


Design concept:
MODULARITY



Measurement setup

operating principle


Design concept:
MODULARITY



Measurement setup

operating principle


Design concept:
MODULARITY



Measurement setup

operating principle


Design concept:
MODULARITY




Single PIXle setup

actual setup

Design concept:
MODULARITY






Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window

on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




OVERLAY (RED BOX) OF AN IDENTICAL MEASUREMENT DONE WITH THE SMALLER VERSION OF THE FINAL CAMERA SETUP.

Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Measurements – operation window


on depleted 50 μm thick EDET structures

Clear Gate and Clear low voltage influence

- back-emission of e^- from clear contact,
- inversion (parasitic channel under the Clear Gate), and
- charge loss to clear contact.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	sweep
Clear high	17.0 V
Clear Gate	sweep
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V



Measurements – incomplete clear


on depleted 50 μm thick EDET structures

Clear high voltage and clear pulse length (t_c) influence

- efficiency of complete charge removal from internal gate and overflow regions.

Slow switching stage of SwitcherS ASIC limits $t_c > 70$ ns. Final camera setup $t_c \sim 20$ ns achieved with SwitcherB ASIC.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	sweep
Clear Gate	-0.5 V
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V



Measurements – incomplete clear



on depleted 50 μm thick EDET structures

Clear high voltage and clear pulse length (t_c) influence

- efficiency of complete charge removal from internal gate and overflow regions.

Slow switching stage of SwitcherS ASIC limits $t_c > 70$ ns. Final camera setup $t_c \sim 20$ ns achieved with SwitcherB ASIC.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	sweep
Clear Gate	-0.5 V
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V



Measurements – incomplete clear

on depleted 50 μm thick EDET structures




Clear high voltage and clear pulse length (t_c) influence

- efficiency of complete charge removal from internal gate and overflow regions.

Slow switching stage of SwitcherS ASIC limits $t_c > 70$ ns. Final camera setup $t_c \sim 20$ ns achieved with SwitcherB ASIC.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	sweep
Clear Gate	-0.5 V
Depletion	-35.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V





Measurements – charge collection

on depleted 50 μm thick EDET structures

Depletion and Drift voltage influence

- integrated 1st stage amplification (g_q),
- charge loss to Clear, and
- charge loss to Drift region.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	sweep
Bulk	10.0 V
Drift	sweep
Guard	-5.0 V




Measurements – charge collection


on depleted 50 μm thick EDET structures

Depletion and Drift voltage influence

- integrated 1st stage amplification (g_q),
- charge loss to Clear, and
- charge loss to Drift region.



W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion sweep	
Bulk	10.0 V
Drift sweep	
Guard	-5.0 V




Measurements – charge collection

on depleted 50 μm thick EDET structures

Depletion and Drift voltage influence

- integrated 1st stage amplification (g_q),
- charge loss to Clear, and
- charge loss to Drift region.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	sweep
Bulk	10.0 V
Drift	sweep
Guard	-5.0 V



OPERATIONAL POINT ALSO
DEPENDS ON THE DRIFT AND THE
DEPLETION CURRENT DUE TO
PROBLEMATIC HEAT DISSIPATION IN
THIN DEVICES.


Measurements – charge collection

on depleted 50 μm thick EDET structures

Depletion and Drift voltage influence

- integrated 1st stage amplification (g_q),
- charge loss to Clear, and
- charge loss to Drift region.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	sweep
Bulk	10.0 V
Drift	sweep
Guard	-5.0 V



OPERATIONAL POINT ALSO
DEPENDS ON THE DRIFT AND THE
DEPLETION CURRENT DUE TO
PROBLEMATIC HEAT DISSIPATION IN
THIN DEVICES.

Measurements – noise v integration time



on depleted 50 μm thick EDET structures

Integration time (t_{int}) influences

- the overall noise performance of the system.

Noise dominated by Leakage Current and Common Mode Noise.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V



Measurements – noise v integration time



on depleted 50 μm thick EDET structures

Integration time (t_{int}) influences

- the overall noise performance of the system.

Noise dominated by Leakage Current and Common Mode Noise.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V



Measurements – noise v integration time



on depleted 50 μm thick EDET structures

Integration time (t_{int}) influences

- the overall noise performance of the system.

Noise dominated by Leakage Current and Common Mode Noise.

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Response function – Calibration

of depleted 50 μm thick EDET structures

Procedure:

- insertion of fixed amount of charge by ^{55}Fe radioactive source at optimized operation voltages
- extraction of the primary g_q
- explore the full dynamic range with calibrated LED pulses and leakage current

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Response function – Dynamic range


of depleted 50 μm thick EDET structures

Procedure:

- insertion of fixed amount of charge by ^{55}Fe radioactive source at optimized operation voltages
- extraction of the primary g_q
- explore the full dynamic range with calibrated LED pulses and leakage current

W09 F07	
Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V





Summary and outlook


for the project

DePFETs

- extremely versatile detectors
- established in spectroscopy
- paving their way in the tracking applications

EDET project

- pilot production successfully finished, fabrication of the main batch has been resumed
- pilot devices showing expected results
 - signal compression
 - dynamic range of $>800k$ signal e^-
 - operation window big enough to operate the large area devices
- commissioning of the first tile modules with FEE without movie storage (Belle II DHP ASICs) in 2Q2019
- FEE with movie storage (DMC ASIC) currently under evaluation at MPG HLL
- commissioning of the first fully EDET tiles in late 4Q2019





THANK YOU FOR YOUR ATTENTION!

BACKUP
SLIDES

Common mode noise

W09 F07


Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V




Common mode noise

W09 F07

Thickness	50 μm
Gate L	5.0 μm
Gate W	27.2 μm
Drain	-5.0 V
Source	0.0 V
Gate Off	5.0 V
Gate On	-2.17 V
Clear low	1.0 V
Clear high	18.0 V
Clear Gate	-0.5 V
Depletion	-21.0 V
Bulk	10.0 V
Drift	-5.0 V
Guard	-5.0 V



20 % CHANGE IN σ_{noise}



Radiation hardness

Radiation causes positive charge buildup in Oxide:

- homogeneous radiation – compensated by gate voltage shifts
- inhomogeneous radiation – could cause problems

