

APIX: a two-tier avalanche pixel sensor for charged particle detection and timing

P. Brogi(a,b)*, G. Bigongiari(a,b), C. Checchia(d), G. Collazuol(d), G.F. Dalla Betta(e), A. Ficorella(e), P.S. Marrocchesi(a,b), F. Morsani(b), M. Musacci (c), S. Noli (c), L. Pancheri(e), A. Savoy-Navarro(f), L. Silvestrin(d), F. Stolzi(a,b), A. Sulaj a,b), J.E. Suh(a,b), L. Ratti(c), C. Vacchi(c), M. Zarghami(e). *for the APIX collaboration

a) Univ. di Siena and INFN Gruppo Collegato
b) INFN Sezione di Pisa
c) Univ. di Pavia and INFN Sezione di Pavia
d) Univ. of Padova and INFN Sezione di Padova
e) Univ. di Trento, TIFPA
f) Laboratoire APC, University Paris-Diderot/CNRS Paris

Vienna Conference on Instrumentation Vienna, Austria, February 18-22, 2019



- Sensor concept and architecture
- > 1st prototype characterization
- > Beam Test of 1st prototype at CERN-SPS
- > 2nd prototype layout
- > Possible applications
- > Summary and perspectives




APIX particle detector concept


Basic idea:

Use of two Geiger-mode avalanche detectors (SPADs) in coincidence to detect particles

- Digital read-out
- Reduced Dark Count Rate: $DCR = DCR_1 * DCR_2 * 2\Delta T$
- Timing performances
- Low power consumption
- Low material budget



APIX demonstrator: pixel cross-section




- → CMOS process allow integrated electronics (not feasible in SiPM integrated process)
- → Metal shielding to avoid optical cross-talk

UNIVERSITÀ

1240


- → Vertical interconnection by **bump bonding**
- → Two SPAD types: p+/n-well and p-well/n-iso



- Digital circuitry at 1.8V: compact, fast, low-power
- Individual pixel enable/disable: M2 disables recharge, AND gate disables output pulses
- Pulse shortening: reduces the rate of accidental coincidence
- Programmable pulse width: 750 ps, 1.5 ns, 10 ns



APIX top and bottom pixels connection






APIX pixel array

• Sensor array of 16 rows x 48 SPADs

- Pixel size: 50 μm x 75 μm
- Total sensor dimensions: 1.2 x 2.4 mm²

Unshielded pixels with different active area

23 H SECOSSESS 5/2 R SECONDOCTOR		




Array partitioning:

- Different SPAD active areas: 30 - 35 - 40 - 45 micron side
- Some unshielded structures for testing with light
- Coincidence between SPAD with the same size and with different sizes




Breakdown voltage characterization


Measurements on 5 different chips, two SPAD types and 196 pixels per chip.



- Very good SPADs uniformity inside the same chip ($\sigma < 20 \text{ mV}$)
- Large difference (1V) between different chips for type 1


*L. Pancheri et al. "First prototypes of two-tier avalanche pixel sensors for particle detection", Nuclear Instruments & Methods in Physics Research A (2016).






- Cumulative distributions, combined measurements on 3 chips
- 600 devices for largest size, 72 for smaller ones
- Median DCR = 2.2 kHz for largest cell size of both types

*courtesy of L. Pancheri



Dark Count Rate for different coincidence time ΔT : 10 ns, 1.5 ns, 0.75 ns



 $DCR_{COINC} = DCR_1 \times DCR_2 \times 2\Delta T$

*courtesy of L. Pancheri



a)

DCR [Hz]

2400

2000

1600

1200

800

400

0

21.6

Radiation tolerance tests

The tests has been operated on 6 APIXFAB0 chips (180 nm CMOS technology, similar to type 1 SPADs, 36x40 μm²):
2 chips were irradiated with X-rays to a maximum dose of 1 Mrad(SiO2). (this slide)

radiation has been performed.

• 4 chips were exposed to neutron fluences up to 10^{11} 1 MeV neutron equivalent cm⁻².

A 10 keV, RP-149 X-ray Semi-conductor Irradiation System from Seifert available at the Physics and Astronomy Department of the University of Padova (Italy) was used.

23.2

23.6

24

before irradiation

22.4

22.8

Cathode voltage [V]


1 Mrad

area=36x40 µm²

breakdown

voltage

22




*L. Ratti et al, IEEE Transactions on Nuclear Science. Vol. 66 Issue 2 pp. 567-574


Accurate characterization, in terms DCR, of SPAD array tolerance to ionizing and not ionizing



Radiation tolerance tests

- Neutron irradiation took place at Legnaro National Laboratory (5 MeV proton on Be target)
- Neutron spectrum with energy from 0.5 to 3 MeV






- Test took place at CERN SPS (H4 beam line) on September 2016
- Positrons and π + beams at 50, 100, 150, 200 and 300 GeV
- 2 APIX demonstrator and 14 silicon strip detectors (for tracking)
- 5 X-Y strip layers with 730 μ m pitch + 2 X-Y HD layers with 80 μ m pitch
- Asynchronous APIX reset at 1 MHz.
- Off-Spill random triggers to measure APIX DCR and strip pedestal



Despite some difficulties with tracking (noisy HD strip) efficiency has been measured in 6 different fiducial regions.



- Measured efficiency $56.2 \pm 5 \%$ (stat+sys)
- Expected (purely geometrical) FF = 52%

UNIVERSITÀ


DI SIENA

• Effective detector efficiency close to 100% (only limited by FF)

APIX imaging



Example of two Regions-Of-Interest separated by ~ 100 um







UNIVERSITÀ di SIENA 150 nm CMOS technology 1240 □ Fill Factor expected improvement: 52% → 83% 83% fill 8 • C#C2 factor THE REAL PRIME PRIME PARTY IN 🔊 🔹]NHT 2 INH 1 📧 and and any particle and and any particle ------នាន នុនាន ន នា ន DATATX INTER 🖪 🛚 1 84 84 84 84 84 84 88 88 86 86 88 8 . Na 19 2 a cara a un a cara a a ante a ser a cara a ser a cara a ser a cara a ser a ser a ser a ser a ser a se Na 19 2 a ser a ser a ser a ser a cara a ser a HN (* 88) ealed ax xal xa an ealer s at 25 ay as 25 ay as 25 ay at 26 ay at 25 ay as 26 ay at 26 ay at 25 at 26 at 26 at 28 at 28 at 28 at 26 at 2 /DEHOØ 🗖 BALLER ES SALES SA BALLER ER RA 🗖 GNDHO5 SN BH 🛛 🗖 🚺 TESTB)atarb COLR/SPOFF МЕНИЯВ 🖪 🔜 មាម ចុសសេ មាម ស ស ST INT/SPOFF1 OUTØ TRHGØ 🖪 🚥 00708 0년11 🖪 🚥 TR: 61 🗖 0HT2 🖪 TRHG 2 💽 n n state de la contra de la cont Nomenta de la contra 💶 VDDHO4 vDÐIф1 🖪 OUTC4 GNBÐI 🊺 🖪 OUT3 🗹 TRH63 🖪 45% fill ०५१४ 💽 0UFC1 TRHG 4 💽 factor OUTCØ outs 🖪 a a se a contra de la ∙VD#D2 TRHG5 💽 . VDH01 🖪 GNĐ2 ∎ GN+D4 GNHD1 💽 GND3 💶 VD+04 VSPHAD2 VDHD3 🗔 AQ /SFAD1 🗖 /SPAD3 VDEH02 VSP#AD4 test GNBH 🖞 📧 24x72 cells, 50 um pitch, 1 bit structures ०७१६ 🗖 GNBH03 🖸 DUFTS TRIGS memory, 3-parallel readout 1 20 10 10 10 10 20 20 CK3#CK4 아버기 🗖 TRH67 💶 THE R. P. N. P. LEWIS CO. 0#†8<mark> </mark> 43% fill factor

- "1st layer" chip is 5 mm x 5.4 mm
- "2nd layer" chip is 5 mm x 6 mm
- Both chips delivered, now ready for bonding



Possible applications of APIX sensors

APIX strengths:

- low material budget
- low power
- no cooling
- good timing properties (e.g.: time of flight with ~100 ps resolution)
- insensitivity to gamma radiation background
- narrow band acceptance (directionality)
- portability
- easy to configure to the specific application
- operation in real time: ß-time resolved studies (very high frame rate)
- > Tracking + Minivertexing: use timing to disentangle event pileup (4D detector)

 \square however: difficult to operate with fluences above $~\sim 10^{10}~n/cm^2$

- □ radiation tolerant for space-borne applications and intermediate radiation environment
 - (e.g.: wearable mini-radiation sensor for astronauts (fly-eye mosaic of APIX sensors- minivertexing for ILC-like colliders)

> APPLICATIONS in NUCLEAR MEDICINE:

- \Box imaging probe (β markers) for radio-guided surgery, prostate cancer screening... etc)
- □ beam profile monitoring in hadron therapy



Example of application (nuclear medicine)

Intra-operative β - Probe for Radio-Guided Surgery

State-of-the-art:

- scintillator based + PMT (or readout by SiPM)
- counts per second
- no high resolution imaging


APIX β- Probe under development :

- **high resolution imaging** probe + counts/s
- insensitivity to gamma radiation background
- low power
- no cooling




* A. Russomando et al. "An Intraoperative β – Detecting Probe For Radio-Guided Surgery in Tumour Resection" arXiv:1511.02059v1 [physics.med-ph] 6 Nov 2015

Simulate APIX detection of hidden source UNIVERSITÀ Kinetic energy of electron DI SIENA 1240 hekinv Entries 100001 0.9344 Mean **GEANT4** simulations: All RMS 0.5197 10^{3} • two-tiers hekinva · Geo.Accept ${\bf c} = {\bf c}$ Entries 3000 • β - source: 90Y ----- Detected Not adsorbed in 1.434 Mean source diameter = 1mm Healthy tissue 0.3226 RMS 106Ru & or hekinvd 90Y h = 2.5 mm Inside Geom. Acc. Entries 2023 10^{2} Mean 1.547 Healthy Tissue d = 2.5 mm(water) 0.2774 RMS Dimension of APIX (each tier) : 5mm x 5mm x 0.28mm 10 **Detected / Geom. Accept** = 67.61%3.5 0 0.5 1.5 2 2.5 3 Ekin [MeV]




3-Tiers detector concept:



TRIPLE/DOUBLE coincidence ratio estimate =


$3*DCR^{3*}\Delta t^2 / 2*DCR^{2*}\Delta t = 1.5*DCR*\Delta t \sim 10^{-5}$



Paolo Brogi - VCI2019 - Vienna, February 20, 2019

UNIVERSITÀ DI SIENA

3 Tiers estimated efficiency (Geant4)





Ongoing analysis and future plans

- Current prototype is fully operative
- First beam test of demonstrator successfully accomplished
- First evidence of high-efficient particle detection
- Accurate radiation hardness test has been performed
- First prototype of β -probe is under construction
- A new optimized detector prototype is now ready for bonding:
 - Larger array
 - > Improved fill factor
 - > Optimized timing
 - > Optimized power consumption
- New test beams are needed to better characterize the actual and the new prototypes



Thanks for your attention!



Bibliography:

[1] N. D'Ascenzo et al, "Silicon avalanche pixel sensor for high precision tracking", 2014 JINST 9 C03027, doi:10.1088/1748-0221/9/03/C03027.

[2] L. Pancheri et al., "First prototypes of two-tier avalanche pixel sensors for particle detection", 14th Vienna Conference on Instrumentation, Vienna, Austria, 15 – 19 February 2016.

[3] A. Ficorella et al., "Crosstalk mapping in CMOS SPAD arrays," 2016 46th European Solid-State Devices Research Conference, ESSDERC, Lausanne, Switzerland, 12 – 15 September 2016.

[4] L. Pancheri et al., "Vertically-integrated CMOS Geiger-mode avalanche pixel sensors," 14th Topical Seminar on Innovative Particle and Radiation Detectors (IPRD16), Siena, Italy, 3 - 6 October 2016.

[5] L. Pancheri et al., Two-Tier Pixelated Avalanche Sensor for Particle Detection in 150nm CMOS, IEEE NSS/ MIC, Strasbourg, France, 29 October – 5 November 2016.

[6] L. Pancheri et al., "First Demonstration of a Two-Tier Pixelated Avalanche Sensor for Particle Detection", Journal of the Electron Devices Society, Vol. 5 NO.5, September 2017.


[7] A. Ficorella et al., "Crosstalk Characterization of a Two-Tier Pixelated Avalanche Sensor for Charged Particle Detection", IEEE Journal of Selected Topics in Quantum Electronics Vol. 24 Issue 2 (2017.09.21)

[8] A. Russomando et al., "An Intraoperative β – Detecting Probe For Radio-Guided Surgery in Tumour Resection", arXiv:1511.02059v1 [physics.med-ph] 6 Nov 2015


[9] L. Ratti et al. "Dark count rate degradation in CMOS SPADs exposed to X-rays and neutrons", IEEE Transactions on Nuclear Science. Vol. 66 Issue 2 pp. 567-574 (2019) DOI: 10.1109/TNS.2019.2893233.




BACKUP










About 3 times less statistics than in the previous hitmaps



APIX Beam Test


First APIX beam test on September of this year


- Test took place at CERN SPS north area facility (H4 beam line)
- Two prototypes of APIX under test + auxiliary Beam Tracker detector
- Positrons and π^+ beams at 50, 100, 150, 200 and 300 GeV
- Good amount of data taken with different APIX voltage settings






APIX sensor micrographs









Measured on 10 μ m devices, with blue laser (470 nm), 70 ps FWHM




Same types of SPADs used in APIX pixels






- Front-end transistors: $3.3V \Rightarrow$ Maximum overvoltage 3.3V
- Digital circuitry at 1.8V: compact, fast, low-power
- Individual pixel enable/disable: M2 disables recharge, AND gate disables output pulses



- Pulse shortening: reduces the rate of accidental coincidence
- Programmable pulse width: 750 ps, 1.5 ns, 10 ns



APIX pixel: Data readout architecture




- Each pixel have 1-bit memory and an output register.
- Fast transfer from memory bit to output register
- It is possible to acquire and read-out data at the same time
- Fast parallel read-out of two rows at a time



The SPADs Avalanche detectors

- Two different SPADs architecture in the demonstrator
- Built in standard 150 nm CMOS process
- Avalanche diodes in deep nwell: isolated from substrate



poly-Si poly-Si poly-Si pwell pwell pwell p-sub


Type 1:

- → Shallow step junction
- \rightarrow Active thickness ~ 1µm

Type 2:

- → Deep graded junction
- → Active thickness ~ $1.5 \mu m$


*L. Pancheri et al., J. Selected Topics Quantum Electron, 2014



Array size: 48 x 16

- SPAD active area sizes:
 - A: 45um
 - B: 40um
 - C: 35um
 - D: 30um

SPAD pairs size combinations (Chip1 - Chip2)






Crosstalk characterization

DI SIENA

Emitter
(fixed)
Detector
(scan)

Crosstalk coefficient


 $CRm = DCRe \cdot DCRd \cdot 2\Delta T + \mathbf{K} \cdot (DCRe + DCRd)$



Crosstalk map – Type 1, 25µm thickness




Crosstalk vs substrate thickness





β-source measurements

⁹⁰Sr β source – 37kBq at 2mm distance from sensor




Count rate ~0.5 counts/s mm²

*courtesy of L. Pancheri

40




Coincidence detection



Paolo Brogi - VCI2019 - Vienna, February 20, 2019



VBD extraction method



*L. Pancheri et al., Proc. IEEE ICMTS, 2014

42


Cathode voltage [V]

18



Preliminary Radiation Test with neutrons

- Irradiation at Legnaro National Laboratory (5 MeV proton on Be target) in June 2017
- neutron spectrum with energy from 0.5 to 3 MeV
- max fluence: $3 \times 10^{11} \text{ neq /cm}^2$
- annealing at room temperature



DCR distribution for different fluences before and after beam exposure



Summary

Strengths:

- Fine segmentation (tens of microns)
- Digital readout
- Low material budget (sensors can be thinned to a few microns)
- Timing resolution
- Low power consumption and low bias voltages

Weaknesses:

- Limited Radiation tolerance
- Geometric efficiency (due to surface device guard ring and electronics)
- Cost and accessibility of 3D integration processes