




CMOS Active Pixel Sensors for High Energy Physics

Luciano Musa





① Prelude

- Overview of CMOS Image Sensors

② First use of CMOS pixel sensors in HEP

- STAR Heavy Flavor Tracker
- ALICE Inner Tracking System

③ Novel Developments

- Fully depleted sensors, wafer-scale integration, back-side processing

④ Some example of non HEP applications



Digital imaging began with the invention of the Charge-Coupled Device (CCD) in 1969

Start of the the digital imaging revolution


Boyle and Smith's invention improved commercial and consumer products for decades and is one of the most important technological innovations of the past half-century

Since its inception, digital imaging has progressed through improvements in CCDs and with the emergence of Complementary Metal-Oxide Silicon (CMOS) Image Sensor technology

Since 10 years CMOS has become the leading imaging technology driving the second golden age ...

Nobel Prize in Physics 2009

Willard S. Boyle and George E. Smith *"for the invention of an imaging semiconductor circuit - the CCD sensor."*



Source: Olympus (optical microscopy)

camera phones, vehicles, machine vision, human recognition and security systems

⇒ drive CMOS image sensors development and sales


cellular camera phones account for 62% of the sales

90% of the total image sensor sales in 2017

it was 74% in 2012, 54% in 2007


(Re)-invented in the early '90

- All-in-one: Electronic Camera On Chip
- Standard CMOS technology
 - ⇒ lower production cost significantly
 - ⇒ simpler integration of complex functionalities
- Very small pixels (today $\sim 1\mu\text{m}$, 40M pixel)
- Single low-supply and much lower power consumption
- Increased speed (column- or pixel- parallel processing)




Source: IC Insights



Structure of a CIS Pixel





Source: Olympus



absorption depth
(visible light):
10nm – 5μm



The photodiode usually occupies 20-30% of the pixel surface ... the rest is occupied by the in-pixel electronics




“integration time” = “exposure time”, time between two consecutive reset pulses

Today, more complex structures (5T, 6T, ...) are also commonly used


Rolling Shutter or Global shutter

Typical CMOS Image sensors supports column- or pixel-parallel readout




Global Shutter


Rolling Shutter



Industry's first 3-layer Stacked CMOS Image Sensor with DRAM for Smartphones (*presented at ISSCC, Feb 2017*)



Pixel array



DRAM + row drivers

Source: Sony/ISSCC






Image processor



Source: Sony




Advanced 3D assembly techniques make distinction between hybrid (separate sensor and readout chip) and monolithic more vague

In a standard CMOS image sensor (in the early days) the photodiode is implanted in low-resistivity silicon

Depletion region is shallow,
charge collection efficiency is
low

Moreover the detector
element covers only a small
fraction of the pixel area

... not suitable for the
measurement of single
charged particles




Use of an epitaxial layer with doping few order of magnitude smaller than one of the p++ substrate

Potential barriers exist at its boundaries

$$V_1 = \frac{kT}{q} \ln \frac{N_{sub}}{N_{epi}}$$

$$V_2 = \frac{kT}{q} \ln \frac{N_{PWELL}}{N_{epi}}$$

which keep minority carriers confined in the epi-layer



... till they reach the depleted region underneath the NWELL collection electrode


Doping of epitaxial layer few order of magnitude smaller than that of the p-well or the p++ substrate

Potential barriers exist at its boundaries

$$V_1 = \frac{kT}{q} \ln \frac{N_{sub}}{N_{epi}}$$

$$V_2 = \frac{kT}{q} \ln \frac{N_{PWELL}}{N_{epi}}$$

which keep minority carriers confined in the epi-layer



... till they reach the depleted region underneath the NWELL collection electrode


Doping of epitaxial layer few order of magnitude smaller than that of the p-well or the p++ substrate

Potential barriers exist at its boundaries

$$V_1 = \frac{kT}{q} \ln \frac{N_{sub}}{N_{epi}}$$

$$V_2 = \frac{kT}{q} \ln \frac{N_{PWELL}}{N_{epi}}$$

which keep minority carriers confined in the epi-layer



... till they reach the depleted region underneath the NWELL collection electrode



ELSEVIER

Nuclear Instruments and Methods in Physics Research A 458 (2001) 677–689

NUCLEAR
INSTRUMENTS
& METHODS
IN PHYSICS
RESEARCH
Section A

www.elsevier.nl/locate/nima

A monolithic active pixel sensor for charged particle tracking and imaging using standard VLSI CMOS technology

R. Turchetta^{a,*}, J.D. Berst^a, B. Casaderi^a, G. Claus^a, C. Colledani^a, W. Dulinski^a, Y. Hu^a, D. Husson^a, J.P. Le Normand^a, J.L. Riester^a, G. Deptuch^{b,1}, U. Goerlach^b, S. Higuere^b, M. Winter^b


^aLEPSI, IN2P3/ULP, 23 rue du Loess, BP20, F-67037 Strasbourg, France

^bIREs, IN2P3/ULP, 23 rue du Loess, BP20, F-67037 Strasbourg, France

In a standard CMOS image sensor the photo diode is integrated in low-resistivity silicon:

- ⇒ Standard CMOS substrate
- ⇒ Depletion region is shallow, charge collection efficiency is low

Moreover the detector element covers only a small fraction of the pixel area



Integration of a sensor in 0.6μm CMOS process

- Twin (P and N) tubs
- Implanted in lightly doped (P⁻) epitaxial silicon layer
- Grown on top of the highly doped (P⁺⁺) substrate

The charge collection diode is made of the junction between the NWELL and the P-type epitaxial layer

p-type crystalline epitaxial layer hosts n-well charge collector

Signal is generated in a high-resistivity ($> 1 \text{ k}\Omega\text{cm}$) epi-layer
~20 μm thick (larger values possible)

Early versions with thin and low resistivity epi-layer

R&D mostly with AMS 0.6 μm and 0.35 μm technology

Only one transistor type in the active area (NMOS)

⇒ 2T or 3T in-pixel circuit



⇒ Rolling shutter architecture for matrix analogue readout

epi-layer not fully depleted

⇒ Charge collected (mostly) by diffusion and drift

⇒ Typical charge collection time $< 100\text{ns}$


Sensitive to radiation induced displacement damage in the epi layer
⇒ ok for applications with up to $\sim 10^{12} \text{ 1MeV N}_{\text{eq}}/\text{cm}^2$



“Monolithic Active Pixel Sensors (MAPS) in a Quadruple Well Technology for Nearly 100% Fill Factor and Full CMOS Pixel”


R. Turchetta et al. , Sensors 2008, 8, 5336-5351; DOI: 10.3390/s8095336

Standard CMOS with additional deep P-well implant Quadruple well technology
100% efficiency and CMOS electronics in the pixel




New generation of CMOS APS for scientific applications with complex CMOS circuitry inside the pixel (TowerJazz CIS 180nm)

TPAC - for ILC ECAL (CALICE)




50μm pixel

PIMMS – for TOF mass spectroscopy



70μm pixel

CHERWELL – Calorimetry/Tracking



48 μm x 96 μm pixel

ALPIDE – Tracking





27 μm x 29 μm pixel



Development of CMOS APS (1999 – 2015)



Owing to the industrial development of CMOS imaging sensors and the intensive R&D by HEP community ...




...




... several experiments have selected CMOS APS (STAR, ALICE, CBM, NICA MPD, sPHENIX, Mu3e)


... and now intensive R&D ongoing for HL-LHC (ATLAS) and LC




STAR HFT
0.16 m² – 356 M pixels



CBM MVD
0.08 m² – 146 M pixel




ALICE ITS Upgrade (and MFT)
10 m² – 12 G pixel



sPHENIX
0.2 m² – 251 M pixel

First use of CMOS APS in HEP - STAR Pixel Detector



356 M pixels on $\sim 0.16 \text{ m}^2$ of Silicon

- Full detector Jan 2014
- Physics Runs in 2015-216

- 2 layers (2.8cm and 8cm radii)
- 10 sectors total (in 2 halves)
- 4 ladders/sector


20 to 90 kRad / year
 $2 \cdot 10^{11}$ to 10^{12} 1MeV $n_{\text{eq}}/\text{cm}^2$

Ladder with 10 MAPS sensors ($\sim 2 \times 2 \text{ cm}^2$ each)



courtesy of STAR Collaboration


2-layer kapton flex cable with Al traces





courtesy of STAR Collaboration

Radiation length (1st layer):
 $x/X_0 = 0.39\%$ (Al conductor cable)

Process: AMS 0.35 μ m twin-well CMOS
(NMOS only in pixel array)



courtesy of PICSEL group (IPHC)



courtesy of PICSEL group (IPHC)

20 μ m high-resistivity p-epi layer ($\sim 800 \Omega \text{ cm}$)


Matrix

- pixel size: 20.7 μm x 20.7 μm
- 928 rows x 960 columns $\sim 1\text{M}$ pixel
- in-pixel circuit: 2T structure
- Correlated Double Sampling

Periphery


- end-of-column discriminators and zero suppression
- ping-pong memory for frame readout (1500 word)
- 2 LVDS output @160 MHz
- 185.6 μs integration time
- $\sim 160 \text{ mW/cm}^2$ power dissipation

Detection efficiency and fake hit rate




ENC $\leq 15 e^-$ at 30-35 °C

Spatial Resolution



Single point resolution $\approx 3.7 \mu\text{m}$

New ALICE ITS: closer to IP, thinner, higher position resolution



Closer to IP:

39mm ➔ 22mm

Thinner:

~1.14% ➔ ~ 0.3% (for inner layers)

Smaller pixels:

50 μ m x 425 μ m ➔ 27 μ m x 29 μ m

Increase granularity:

20 chan/cm³ ➔ 2k pixel/cm³

Faster readout:

x 10² Pb-Pb, x 10³ pp

10 m² active silicon:


12.5 G-pixels, $\sigma \approx 5\mu$ m

New ITS


$1.5 \leq \eta \leq 1.5$

ALPIDE (ALICE Pixel Detector) - Developed for the ALICE upgrade (ITS and MFT) will be used for several other HEP detectors and non HEP applications


NICA MPD (@JINR)




sPHENIX (BNL)



proton CT (tracking)




CSES – HEPD2



...

CMOS Pixel Sensor using TJ 0.18 μm CMOS Imaging Process




pixel capacitance $\approx 5 \text{ fF}$ (@ $V_{bb} = -3 \text{ V}$)

- ▶ High-resistivity ($> 1 \text{ k}\Omega \text{ cm}$) p-type epitaxial layer ($25 \mu\text{m}$) on p-type substrate
- ▶ Small n-well diode ($2 \mu\text{m}$ diameter), ~ 100 times smaller than pixel \Rightarrow low capacitance ($\sim \text{fF}$)
- ▶ Reverse bias voltage ($-6 \text{ V} < V_{BB} < 0 \text{ V}$) to substrate (contact from the top) to increase depletion zone around NWELL collection diode
- ▶ Deep PWELL shields NWELL of PMOS transistors

L. Musa (CERN) – VCI, Vienna, Feb 2019

2 x 2 pixel volume

$C_{in} \approx 5 \text{ fF}$




Artistic view of a SEM picture of ALPIDE cross section


$Q_{in} \text{ (MIP)} \approx 1300 \text{ e} \Rightarrow V \approx 40 \text{ mV}$

\rightarrow full CMOS circuitry within active area


ALICE Pixel DEtector (ALPIDE)




130,000 pixels / cm² 27x29x25 μm³
charge collection time <30ns ($V_{bb} = -3V$)
Max particle rate: 100 MHz/cm²
fake-hit rate: < 1 Hz/cm²
power : ≈300 nW /pixel (<40mW/cm²)




Matrix Layout



Pixel Layout






Nucl. Phys. A 967 (2017) 900-903

Large operational margin with only 10 masked pixels (0.002%), fake-hit rate $< 2 \times 10^{-11}$ pixel/event


Non irradiated and TID/NIEL chips similar performance

5 μm resolution @ 200 e^- threshold
Chip-to-chip negligible fluctuations





Nucl. Phys. A 967 (2017) 900-903

ALICE Pixel DEtector (ALPIDE)



Inner Barrel is
built at CERN



Sensors


ALICE Pixel DEtector (ALPIDE)



Layers – 0, 1 and 2




Outer Barrel Stave (1.5m long)




102 Million pixel, average noise uniform $\sim 5e$


Material budget distribution



Layer-4



Layer-6






Fully depleted MAPS – small electrodes with TJ modified process



A **process modification** for CMOS Active Pixel Sensors (side activity of ALICE R&D)

A possible solution to achieve full depletion of the sensitive layer combined with a low capacitance electrode is to implement a planar junction separate from the collection electrode



Standard Process (+DEEP PWELL)

Modified Process with low-dose n-type implant (+DEEP PWELL)

The process modification requires a single additional process mask with no changes on the sensor and circuit layout

For details on process modification and experimental results: W. Snoeys et al. NIM, A 871C (2017) pp. 90-96

The ALICE test vehicle chip (investigator) and prototype ALPIDE chips exist with both flavors


Signal and cluster distribution from a ^{55}Fe source for standard and modified process

Modified Process 1 = higher dose, Modified Process 2 = lower dose


J. Van Hoorne et al., NSS 2016

Tests performed on investigator chip (same pixel as ALPIDE)


Pixel size: $28 \times 28 \mu\text{m}^2$, CE: $2 \times 2 \mu\text{m}^2$ centered in a $8 \times 8 \mu\text{m}^2$ opening, P-well & substrate @ -6V, CE @ 1V



(A) Seed signal



(B) cluster signal





Note: chip output buffer limits the rise time to 10ns

- For a lower dose (MP1) a no sensor capacitance penalty
- For modified process, larger fraction of single pixel clusters (see also fraction of signal within the peak in A)

^{90}Sr measurements on **modified process** samples (different setup, different pixel w.r.t. before)

- Non-irradiated
- 1×10^{14} 1MeV $n_{\text{eq}}/\text{cm}^2$ (NIEL) and 100krad (TID)
- 1×10^{15} 1MeV $n_{\text{eq}}/\text{cm}^2$ (NIEL) and 1Mrad (TID)

H. Pernegger et al 2017 JINST 12 P06008



Tests performed on investigator chip (different pixel wrt to ALPIDE) *Note: chip output buffer limits the rise time to 10ns*


Pixel size: $50 \times 50 \mu\text{m}^2$, CE: $3 \times 3 \mu\text{m}^2$ centered in a $18 \times 18 \mu\text{m}^2$ opening, $25 \mu\text{m}$ epi

Outermost layer of ITk Pixel Barrel

- 2016 quad modules
- 3m²

For 4000 fb⁻¹

- TID = 80 Mrad
- NIEL = $1.5 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$



Monolithic CMOS sensors are considered as option for the outermost layer



- Saves bump bonding for 45% of outer barrel system
- Cost reduction and reduce module assembly time

Three developments on three technologies

- Large CE: AMS \Rightarrow TSI (ATLASPix)
- Large CE: LFOUNDRY (Monopix)
- Small electrode: TJ modified process (MALTA, Monopix)

Toko Hirono, Thu

Enrico Junior Schioppa, Thu




New developments for ATLAS ITk: small electrode TJ modified process




Analogue front-end optimized for timing, based on ALPIDE

Design of two large scale demonstrators
Collaboration CERN - Bonn




TJ MALTA (2018)
20 x 22 mm²
Asynchronous matrix readout

TJ MonoPix (2018)
20 x 10 mm²
Column drain readout






MALTA: Monolithic Pixel Detector from ALICE to ATLAS

- The 512 x 512 pixel – 8 sectors
- Front-end is a development from the ALPIDE one
- Design based on low-power analogue front-end and an asynchronous architecture to readout the pixel matrix





MALTA – efficiency in test beam before and after irradiation



Unirradiated:
lowering the threshold
gives the full efficiency

Decreasing threshold from $\sim 600 e^-$ to $\sim 250 e^-$ (unirradiated) / $\sim 350 e^-$ (irrad.)





Could not reach
Lower threshold
(RTS + Making issues)



New prototypes that fix
both problems are
currently under test

Neutron irradiated
 $5 \times 10^{14} n_{eq}/cm^2$
Inefficiency in pixel
corners due to low
lateral electric field



modified process (mp) – “standard”



mp + additional p-implant



mp + gap in n-layer



Magdalena Munker (CERN), Pixel 2018 (Taipei - Dec 2018)



TJ modified process: E field minimum at pixel corners => charges pushed to the minimum before they propagate to CE

Additional p-implant or gap in n-layers: bend the field towards the CR, shorted drift path

- Compatible with standard CMOS technology
- Triple well process on p-type substrate (20- 1000 Ω cm)
- Prototypes with var CMOS processes (AMS, TSI, LFoundry)




I. Peric et al., NIM A 582 (2007) 872




- The collection diode occupies a large part of the pixel
- Electronic circuits inside deep n-well
- HV O(60 – 120V) contacts at the top side
- MUPIX8 pixel: $80 \times 81 \mu\text{m}^2$


- Circuitry in the collection diode introduces additional sensor capacitance
- Keep pixel circuitry as simple as possible
- Confine digital circuitry at the periphery



Time resolution with timewalk correction



Efficiency and fake hit rate





courtesy of I. Peric and A. Schoening

INFN projects SEED and ARCADIA: two phases of the same development



The SEED project successfully demonstrated a fully depleted, up to 300 μm thick MAPS sensor

- LFoundry 110nm CMOS process.
- Sensor nodes are n-type implantation (become insulated only with full substrate depletion)
- The high resistivity, floating zone n-type substrate is depleted by negative voltage at the p+ backside
- Deep pwell implantations allows implementing full CMOS gates
- Double-sided lithography was used for the processing of the backside layers (5 extra masks)
- The backside p+ implantation was done after thinning the substrate, and activated with laser annealing
- To avoid early breakdown, termination structures with floating guard rings have been added at the borders



Different guard-rings on the backside diodes

CMOS APS – wafer-scale integration





Photolithographic process defines wafer reticles size \Rightarrow Typical field of view $O(2 \times 2 \text{ cm}^2)$

Reticle is stepped across the wafers to create multiple identical images of the circuit(s)



A stepping process called “stitching” allows building sensors of arbitrary size, the only limit being the size of the wafer.

- Reticle made of blocks
- Printing only individual blocks at each step with a tiny well-defined overlap

These days, stitching is widely applied in the digital imaging industry (e.g. large flat panels for medical and dental X-rays)




Ultra-thin chip (<50 μm): flexible with good stability



Medical imaging can be further improved moving to Medical Tracking



The pCT works on the same principle as a “standard” x-rays CT: recording particles passing through the target from different angles to reconstruct a 3D image. Main difference is that, while photons are simply absorbed, **protons also scatter**



Entry and exit points + angle
Most Likely Path calculation


At least 10^9 proton tracks (energy loss, exit point & angle, entry point) have to be recorded to provide a detailed enough image. This leads to **long exposure time** (10s minutes) with current state of the art: **limited to R&D only**.

Medical tracking requires sensors which still DO NOT EXIST




- Fast ($> 10 \text{ MHz cm}^{-2}$) proton tracking at low power in silicon (50 mW cm^{-2})
- Monolithic, thinned ($\leq 50 \text{ }\mu\text{m}$) and large area ($> 16 \text{ cm}^2$) device to minimize proton scattering.
- No support structure behind the silicon
- **Cost effective**, reliable, simplified commissioning & operations, commercial process (for large production)
- **Low voltage** for real clinical usage

ALPIDE is an excellent starting point, currently used by many groups for medical R&D



ALPIDE used to take a demonstrative proton radiography of a pen:
metal, different plastic densities, air distinguishable










Talk of Ganesh Tambav, Thu



Concluding Remarks



Large area, monolithic, low power pixel sensors are enabling devices for many cutting-edge research field and practical application: HEP trackers, medical imaging, space-borne instruments, FEL imagers, etc...







The HEP community is in a unique position to bridge between different fields and drive for sensors advancement, leveraging on the last decades experience and acquired know-how !






Concluding Remarks




Large area, monolithic, low power pixel sensors are enabling devices for many cutting-edge research field and practical application: HEP trackers, medical imaging, space-borne instruments, FEL imagers, etc...



Thank You!




The HEP community is in a unique position to bridge between different fields and drive for sensors advancement, leveraging on the last decades experience and acquired know-how !



^{55}Fe : two X-Ray emission modes:

1. $\text{K-}\alpha$: 5.9keV (1640 e/h in Si), rel. freq.: 89.5%, attenuation length in Si: 29 μm
2. $\text{K-}\beta$: 6.5keV (1800 e/h in Si), rel. freq.: 10.5%, attenuation length in Si: 37 μm



For X-ray absorption in sensors fabricated with the std process, three cases can be defined

1. Absorption in depleted volume: charge collected by drift, no charge sharing, single pixel cluster

- These events populate the calibration peak in the signal histogram
- Charge collection time expected to be <1ns


2. Absorption in non depleted volume of the epitaxial layer: charge partially collected by diffusion and then drift, charge sharing depending on position of X-Ray absorption

- Charge collection time expected to be dependent on distance of X-Ray absorption from the depleted volume, and longer than events of case 1.

3. Absorption in substrate

- Contribution depending on depth of X-Ray absorption, and charge carrier lifetime within substrate

J. Van Hoorne NSS 2016




TJ standard process – charge collection time and seed signal






Tests performed on investigator chip (same pixel as ALPIDE) with analogue readout

Pixel size: $28 \times 28 \mu\text{m}^2$, CE: $2 \times 2 \mu\text{m}^2$ centered in a $8 \times 8 \mu\text{m}^2$ opening, P-well & substrate @ -6V, CE @ 1V




Blank Wafers QA at TMEC (SRP and XSEM measurements)




Current pulse signal

Magdalena Munker (CERN), Pixel 2018 (Taipei - Dec 2018)

Before Irradiation



After Irradiation



Significantly faster charge collection for design with additional p-implant and gap in n-layer

New prototypes with both type of further process modifications are presently being tested