
FCC RADIATION ENVIRONMENT: AN UNPRECEDENTED CHALLENGE FOR MOS TRANSISTORS


GIULIO BORGHELLO giulio.borghello@cern.ch








Cumulative: The higher the dose, the larger the damage.





How MOS transistors respond to TID?


Why should we care about it?

Processor	N. Transistor	Year	Designer	
Apple A11 Bionic (hexa-core ARM64 "mobile SoC")	4,300,000,000	2017	Apple	
8-core Ryzen	4,800,000,000	2017	AMD	
IBM z14	6,100,000,000	2017	IBM	
Xbox One X (Project Scorpio) main SoC	7,000,000,000	2017	Microsoft/AMD	
Centriq 2400	18,000,000,000	2017	Qualcomm	


Source: https://en.wikipedia.org/wiki/Transistor_count


Example: MPA (Macro Pixel ASIC) For CMS outer tracker: ~1.5M of transistors

Billions of transistors for each experiment!



Courtesy of Davide Ceresa, CERN (EP-ESE-ME section)








Saks, N. S., et al. IEEE Trans. on Nucl. Sci. 31.6 (1984): 1249-1255.


Some aspects of MOS radiation response

improve with scaling.










12/04/2018

Results obtained in the context of the *Scaltech28* (INFN) and *GigaRadMOST* (SNSF) projects.


28 nm



Below 28 nm: **Planar MOSFETs** \rightarrow **FinFETs**

FinFETs \leq 22 nm

Large increase of leakage current!




After I.Chatterjee et al., "Bias Dependence of Total-Dose Effects in Bulk FinFETs", IEEE TNS 60, n.6, 2013

After H. Hughes *et al.*, "Total Ionizing Dose Radiation Effects on 14 nm FinFET and SOI UTBB Technologies," *2015 IEEE Radiation Effects Data Workshop (REDW)*, Boston, MA, 2015, pp. 1-6.

Future technologies (likable)

Source: International roadmap for devices and systems - 2016 edition - more moore white paper "https://irds.ieee.org/images/files/pdf/2016_MM.pdf"

YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030
Logic device technology naming	P70M56	P54M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"
Logic device structure options	finFET FDSOI	finfet FDSOI	finfet LGAA	finfet Lgaa Vgaa	VGAA, M3D	VGAA, M3D	VGAA, M3D
	FIDET	FinFET	Lateral Nanowire	Vertical Nanowire	Vertical Nanovelre	Vertical Nanowire	Vertical Nanowire



New technologies could be more rad-hard, but:

- Very small literature on TID effects.
- We are very far from commercial products.

Expected TID in FCC-hh:

10 - 500 Grad

X-ray irradiation facility at CERN can provide (MAX): ~10 Mrad/h

To perform TID experiments:

~40 days – 5+ years

Displacement Damage

MOSFET are usually not sensitive to DD.

However in FCC-hh fluence can be two order

of magnitude higher than in the HL-LHC!

Has to be tested!

CONCLUSIONS

- Huge expected TID.
- Planar MOSFET technology currently used cannot withstand this TID.
- Radiation response of FinFETs does not seem to be promising.
- Too early to tell if new commercial technologies will be more rad-hard (at the expected ultra-high TID levels).
- Ways to perform high-TID experiments within a reasonable time have to be found.
- DD may lead to additional failure mechanisms.