



# CMOS PIXEL SENSORS/DETECTORS OVERVIEW

NORBERT WERMES (UNIVERSITY OF BONN)


RD50 Meeting, Hamburg, 5.6.2018



## Hybrid detector



## Depleted CMOS active pixel sensor



No need for fine pitch bump bonding between sensor and readout circuitry.

→ **Easier to produce**

→ Large cost reduction (sensor + R/O chip + BB → 1 x chip)

→ Plus all advantages that large CMOS Fabs may offer, including fast turn around

# CMOS PIXEL DETECTORS

Hybrid pixel detectors (L0 – L3)


	STAR	ALICE-LHC	ILC	ATLAS-HL-LHC	
				Outer	Inner
Time resolution [ns]	110	20 000	350	25	25
Particle Rate [kHz / mm <sup>2</sup> ]	4	10	250	1000	10 000
Fluence [ $n_{eq}$ / cm <sup>2</sup> ]	$> 10^{12}$	$> 10^{13}$	$10^{12}$	$10^{15}$	$2 \times 10^{16}$
Ion. Dose [MRad]	0.2	0.7	0.4	50	$> 1000$

MAPS (ALPIDE)


Radiation-hard DMAPS or hybrid (L4)

**need:** radhard (TID & NIEL) + fast response time + fast readout => Q coll. by drift & full R/O architecture

# LARGE VERSUS SMALL COLLECTION ELECTRODE (FILL FACTOR)



(a) Large fill-factor



(b) Small fill-factor

Electronics **inside** charge collection well

Electronics **outside** charge collection well

- **large fill factor**
  - no low field regions
  - on average **short(er) drift** distances
  - less trapping -> **radiation hard**
- **Larger (100 fF) sensor capacitance**
- **additional well-well capacitance (~100 fF)**
  - noise & speed/power penalties
  - x-talk easier (from digital to sensor)

- **small fill factor**
  - > **very small sensor capacitance (<5 fF)**
  - noise low, speed high, power low
- on average longer drift distances and low field regions
  - **radhard hardness more difficult ?**

- larger total detector capacitance:  $C_d = C_{d'} + C_{pw}$


- noise  $ENC_{thermal}^2 \propto \frac{4 kT}{3 g_m} \frac{C_d^2}{\tau}$


- timing  $\tau_{CSA} \propto \frac{1}{g_m} \frac{C_d}{C_f}$

need to increase  $g_m$  to compensate  
 $\Rightarrow$  increased power ( $g_m \propto I_d$ )

- cross talk into sensor



The PW/DNW capacitance  $C_{pw}$  couples into the sensor (the CSA input node).  
 Needs special attention e.g. current steered logic.





R/O address and time stamp in pixel  
Move data to periphery  
Example: column drain architecture

Move data from every pixel immediately to periphery (example: PPTB architecture)



You can also hybridize here


Optimize for highest integration level, lowest cross coupling, and speed.

# WHAT IS NEEDED TO REALIZE (RADHARD) DEPLETED CMOS PIXELS?

$$d \sim \sqrt{\rho \cdot V}$$

**1** "High" Voltage add-ons to apply 50 – 200 V bias


**2** "High" Resistivity Substrate Wafers (100 Ωcm – kΩ cm)



from: [www.xfab.com](http://www.xfab.com)

**3** Multiple (3-4) nested wells (for shielding and full CMOS)

**4** Backside Processing (for thinning and back bias contact)





I. Mandic et al., JINST 12 (2017) no.02, P02021

# DMAPS IDEA (CALLED "HVCMOS")

I. Peric, NIM A582 (2007) 876-885

HV add-on (AMS)  
Medium resistivity





# FOUNDRIES




feature sizes  $\geq 130$  nm

# ATLAS CMOS PIXEL COLLABORATION




> 20 groups

## LFfoundry




small **prototypes**



full size **demonstrator**  
bondable to FE-I4




big step  
➔



fully **monolithic version**  
with R/O architecture

Full RD53B  
➔  
compatible  
system chip

## AMS








# LARGE (~1 CM<sup>2</sup>) FULL CMOS CHIPS (=MODULES) W/ READOUT

**LFoundry** 150 nm  
substrate  $\rho > 2 \text{ k}\Omega\text{cm}$


**ams** 180 nm  
substrate  $\rho \sim 0.08 - 1 \text{ k}\Omega\text{cm}$

**TowerJazz** 180 nm epitaxial (25  $\mu\text{m}$ )  
substrate  $\rho > \text{k}\Omega\text{cm}$




column drain (conservative) - parallel pixel to buffer - asynchronous

# LARGE (~1 CM<sup>2</sup>) FULL CMOS CHIPS (=MODULES) W/ READOUT




**LF Monopix**  
**LFoundry** 150 nm  
 substrate  $\rho > 2 \text{ k}\Omega\text{cm}$




**MuPix**      **ATLASpix**  
**ams** 180 nm  
 substrate  $\rho \sim 0.08 - 1 \text{ k}\Omega\text{cm}$



**MALTA**      **TJ Monopix**  
**TowerJazz** 180 nm epitaxial (25  $\mu\text{m}$ )  
 substrate  $\rho > \text{k}\Omega \text{ cm}$




(a) Large fill-factor



(b) Small fill-factor

# AMS 350 NM -> 180 NM

## LARGE ELECTRODE



- Substrate: **10 (initially) – 2k Ohm-cm**
- Bias: >60 – 100 V
- 180nm/350nm
- 3-6 metal layers
- **No PMOS isolation**

I. Peric et al.

Nucl.Instrum.Meth. A582 (2007) 876-885

Nucl.Instrum.Meth. A765 (2014) 172-176


Designs: KIT, Liverpool, Geneva, Heidelberg, IFAE

Collaboration: KIT, Geneva, ANL, Hefei, Liverpool, Bern, BNL, IFAE,  
Lancaster, CERN, Illinois, Oklahoma, Tsukuba


# AMS 350 DEMONSTRATOR (H35DEMO)

**4 resistivities** : 20  $\Omega\text{cm}$  (standard), 80  $\Omega\text{cm}$ , 200  $\Omega\text{cm}$ , 1  $\text{k}\Omega\text{cm}$



- Standalone matrix w/ in-pixel nMOS discriminator
- Analog matrix for coupling to FE-I4
- Standalone matrix w/ off-pixel CMOS discriminator
- Demonstrated Bias up to 180V



unirradiated






(b) 200  $\Omega\text{cm}$





M. Benoit et al. : arXiv 1712.08338v1

obtainable depletion depth







E.Cavallaro et al., JINST 12 (2017) no.01, C01074





50 × 250 μm<sup>2</sup> pixels






unirradiated


PpTb ( $60 \times 50 \mu\text{m}^2$ )

Column drain ( $40 \times 130 \mu\text{m}^2$ )




M. Kiehn  
ATLAS UW 4/18


## Resistivity $80 \Omega\text{cm}$ & $200 \Omega\text{cm}$




65V HV bias  
Threshold 840 mV



unirradiated



Overall efficiency




ATLAS specs: noise rate  $< 10^{-6} \triangleq 40$  Hz

Timing ...

# IRRADIATED AMS SAMPLES

Irradiated to  $> 10^{15} n_{eq}/cm^2$

180 nm, but CCPD device w/ FE-I4B




Overall efficiency



Timing ...

# LFOUNDRY 150 NM LARGE ELECTRODE




## LFA150:

- LFoundry **150 nm** process (deep N-well/P-well)
- **Quadrupel well**
- Up to 7 metal layers
- Resistivity of wafer:  $> 2 \text{ k}\Omega\cdot\text{cm}$
- Small implant customization possible
- Backside processing
- Voltages up to **280 V**

Designs: Bonn, CPPM, IRFU

Collaboration: Bonn, CPPM, IRFU, CERN, Ljubljana, Milano, Bologna, Oxford, Glasgow, Birmingham


## ❑ CCPD\_LF



### Sensor + Analog (Disc.)

- Pixel size: 33  $\mu\text{m}$  x 125  $\mu\text{m}$
- Chip size: 5 mm x 5 mm
- Fast R/O with FE-I4
- Thickness: 750, 300, 100  $\mu\text{m}$
- Bonn/CPPM/KIT


## ❑ LF-CPIX



### Sensor + Analog


- Pixel size: 50  $\mu\text{m}$  x 250  $\mu\text{m}$
- Chip size: 10 mm x 10 mm
- Fast R/O with FE-I4
- Thickness: 750, 200, 100  $\mu\text{m}$
- Bonn/CPPM/IRFU

## ❑ LF-MonoPix (Fully Monolithic)




### Sensor + Analog + Digital

- Pixel size: 50  $\mu\text{m}$  x 250  $\mu\text{m}$
- Chip size: 10 mm x 10 mm
- Column drain R/O architecture
- Thickness: 750, 200, 100  $\mu\text{m}$
- Bonn/CPPM/IRFU




- Charge sensitive amplifier
- In-pixel 4-bit DAC for threshold trimming
- Hit register (1-bit counter)
- 8-bit time stamp @ 40 MHz
  - Time, charge of signal

- Full-custom dig. circuit
  - Minimized area => for less  $C_d$
  - Low noise circuit design for critical dig. blocks  
eg. current steering logic, Source follower readout of SRAMs




# BIAS VOLTAGE (I-V CURVES)


## ☐ CCPD\_LF



## ☐ LF-CPIX



## ☐ LF-MonoPix




- Guard rings have been improved to increase the breakdown voltage
- Leakage current performance @ full depletion improved by better backside processing (polishing)
- Full depletion voltage @ 100  $\mu\text{m}$ , unirradiated = 17 V, irradiated @ 130 V




The prototype chips (CSA+Discr.) were irradiated with X-ray up to 50 Mrad

- Input transistor of CSA
  - NMOS
  - PMOS
  - CMOS
- Bias voltage: -100V
- **Gain degradation: <5%** ✓
- **Noise increase: ~30%**
- No significant difference between the 3 flavors

Normalized gain and noise of LF-CPIX




## Un-tuned and tuned threshold dispersions of LF-CPIX (flavor=PMOS)




- The threshold is still tunable after TID=50Mrad ( $\sigma < 100e$ )
- Mitigation circuitry to avoid cross coupling of digital transient signals into pixel cell seems to work

The neutron irradiation test was done in JSI annealing @ 80min @60C




I. Mandić et al., JINST 12 (2017) no.02, P02021

## I-V curve of MonoPix





## Gain and noise





- Breakdown voltage is higher than 200V





LF-MONOPIX (unirradiated and n-irradiated)  
ELSA (2.5 GeV e-) CERN SPS H18 (180 GeV  $\pi$ )

Sample of event correlation (@SPS)  
MONOPIX  $\leftrightarrow$  MIM26 (6)



## – MIMOSA26 x 6


- Pixel size:  $18.2 \mu\text{m} \times 18.2 \mu\text{m}$
- $1152 \mu\text{s}/\text{frame}$  (rolling shutter)

## – FE-I4 x 1

- Pixel size:  $250 \mu\text{m} \times 50 \mu\text{m}$
- Timing resolution: 25ns (trig. by scintillator + TLU)


## - un-irradiated

- Hit efficiency @ Noise occ.  $\ll 10^{-7}$ , thr $\sim 1700e^-$  ( $<10^{-7}$  @ 1400e $^-$ )
- 1% masked pixels from noise tuning



## - Neutron irradiated ( $1 \times 10^{15} n_{\text{eq}}/\text{cm}^2$ )


- Hit efficiency @ Noise occ.  $< 10^{-8}$ , thr $\sim 1700e^-$
- $< 0.2\%$  masked pixels from noise tuning.




- N-well (collection well)
- P-well





Un-irradiated



$1 \times 10^{15} n_{eq}/cm^2$



In the irradiated sample, the degradation of the efficiency is observed not only at the corner of pixels but also in the middle of the pixel => normal degradation



- **>80% in-time efficient after**  $1 \times 10^{15} n_{eq}/cm^2$ .


Remarkable for  $C_D \sim 400fF$  and promising for new design with smaller  $C_D$  (Optimized FF)

- **Note that there is still room for improvement by tuning:**

Optimize: CSA, discriminator currents, etc., higher bias voltage, back side process.



# TJ – MALTA & MONOPIX





- **TowerJazz** 180 nm CMOS CIS
- Deep Pwell allows full CMOS in pixel
- Gate oxide 3 nm good for TID
- Thickness: 18 – 40  $\mu\text{m}$
- High resistivity: 1 – 8 k Ohm-cm
- Reverse substrate bias
- **Modified process** to improve lateral depletion
- Derived from ALICE development (CERN)

Design: CERN (MALTA), Bonn (MONOPIX)

Collaboration: M.Barbero<sup>3</sup>, I. Beraldovic<sup>2</sup>, C. Bepin<sup>1</sup>, P. Breugnon<sup>3</sup>, I. Caicedo<sup>1</sup>, R. Cardella<sup>2</sup>, Y. Degerli<sup>4</sup>, N. EgidosPlaja<sup>2</sup>, S.Godiot<sup>3</sup>, F. Guilloux<sup>4</sup>, T. Hemperek<sup>1</sup>, T. Hirono<sup>1</sup>, T. Kugathan<sup>2</sup>, C. A. Marin Tobon<sup>2</sup>, K. Moustakas<sup>1</sup>, P. Pangaud<sup>3</sup>, H.Pernegger<sup>2</sup>, P. Riedler<sup>2</sup>, P. Rymaszewski<sup>1</sup>, E. J. Schioppa<sup>2</sup>, W. Snoeys<sup>2</sup>, M. Vandenbroucke<sup>3</sup>, T. Wang<sup>1</sup> and N. Wermes<sup>1</sup>

<sup>1</sup>Bonn, <sup>2</sup>CERN, <sup>3</sup>CPPM, <sup>4</sup>CEA/IRFU



- Sensor design is identical
- Front ends similar (different biasing schemes)
- R/O architectures very different

## MALTA:


- Hits are stored using in-pixel flipflops and are transmitted **asynchronously** over high-speed buses to the end-of-column logic.
- **No clock** distribution over the active matrix – reduces power consumption!



# TJ MODIFIED PROCESS: SENSOR DESIGN

- **Modified TJ-180 process:**  
**Full depletion radiation tolerant** to bulk damage
- **Small n-well collection electrode,**
- **Small electrode to electrode distance (small pixel size)**  
 ↑ efficiency
- **Low analog power**

$$\frac{S}{N} \approx \frac{Q/C}{\sqrt{g_m}} \sim \frac{Q/C}{\sqrt{P}} \Rightarrow P \sim \left(\frac{Q}{C}\right)^{-m}$$

- **Biasing potentials: PWELL, PSUB, V<sub>CE</sub>**
- **Reverse biasing will increase depletion and input signal amplitude**
- **High frontside bias possible with the TJ-Monopix HV flavour**
- **0 PWELL -6V, 0 PSUB -20V (after full depletion)**
- **0 HV +50V 2V/μm (including PSUB)**






- Non-conventional front-end design to take advantage of the low capacitance (voltage amplifier with LF feedback)
- **Low power:** 110 mW/cm<sup>2</sup>
- **High gain:** 0.3 - 0.6 mV/e<sup>-</sup> (due to the small C<sub>d</sub>)
- Optimized for **fast timing response**
- **Low threshold dispersion**, no in-pixel tuning

- 1x2cm<sup>2</sup> (1/2 of final size)
- 36x40 $\mu\text{m}^2$  pixel size, 224x448 pixels
- 6-bit analog (charge) ToT information
- 4 different flavors implemented
- 160 MHz total data output


# SOME TYPICAL CHARACTERISTICS (4 FLAVOURS)

- All flavours working as expected: **thresholds (230 – 370) e-**
- ~ 0.1% masked pixels and **noise occupancy  $\ll 10^{-6}$  hits/BX**
- **ENC = (9 – 12) e-** and  **$\sigma_{thr} = (15 – 38) e-$**
- Best results with front side diode **HV biasing (incr. signal)**  
 -> can decrease  $C_{in}$  to  $< 1$  fF



REM DPW – top half of each column (112 pixels)



FULL DPW – bot half of each column (112 pixels)





threshold distribution (full DPW)






- Gain dependence on the sensor biasing potentials for the PMOS reset (left) and HV (right) flavors
- PSUB was set to -6V for the HV map. For  $HV \geq 5V$  it has minimal impact
- Gain is affected by the varying detector capacitance (depletion)
- Up to  $0.65\text{mV/e-}$  gain can be achieved,  $\cong 70\%$  maximum gain increase compared to the PMOS reset flavor


high  
gain



# TESTBEAM 2.5 GEV E- (ELSA) AND CERN SPS (MALTA ONLY)




beam profile




Investigator Chip to investigate modified technology

JINST 12 (2017) no.06, P06008

50x50 $\mu\text{m}$  pixel pitch,  
3 $\mu\text{m}$  electrode,  
40 $\mu\text{m}$  opening




30x30 $\mu\text{m}$  pixel pitch,  
3 $\mu\text{m}$  electrode  
9 $\mu\text{m}$  opening






After  $1 \times 10^{15} n_{eq}/cm^2$

## MONOPIX




## MALTA




ANOTHER BRANCH TO WATCH  
**PASSIVE CMOS PIXEL SENSORS**

## - WHY ?




- Cheaper
- High wafer throughput
- Exploit metal layers for AC coupling and rerouting

## LFoundry 150 nm + FE-14



Efficiency of LFoundry passive CMOS pixel sensor after irradiation




## Results

- bias 120 V -> 500 V
- ~220  $\mu m$  depletion depth
- same as standard sensors in  $i_{leak}$  and noise
- **high eff. after** ( $1 \times 10^{15} n_{eq}/cm^2$ )

# CONCLUSIONS

- ❑ Depleted CMOS pixels (DMAPS) combining HV and HR have come a big step forward towards usage @ HL-LHC
- ❑ Simulation: Col-drain architecture **meets 5<sup>th</sup> layer rates with a (x10) margin**
- ❑ Large FF (AMS & LFoundry) features:
  - high break down voltage
  - large signal
  - high efficiency after  $10^{15} n_{eq}/cm^2$
- ❑ Small FF (TJ) features (MALTA / Monopix)
  - low capacitance, low noise
  - low power (60 mW / 110 mW/cm<sup>2</sup> in matrix), large Q/C
  - all flavours working in testbeams
  - irradiated to  $2 \times 10^{15} n_{eq}/cm^2$  -> results to come







Norbert Wermes

[wermes@uni-bonn.de](mailto:wermes@uni-bonn.de)

# BACKUP

## FD CMOS on SOI

$$d \sim \sqrt{\rho V}$$



- **fully depleted SOI (thin film)**

@ Lapis/KEK

- **issues**

- back gate effect
- coupling of sensor to circuit
- radiation (TID) issues due to BOX

- **cures** developed in recent years

- buried p-well, nested wells
- “double SOI” structures

- **HV-SOI (thick film)**

- a promising alternative
- doped, non-depleted P- and N-wells prevent back gate effect and increase the radiation tolerance