

MSGCROC – an ASIC for high count rate readout of position sensitive gas chambers

Bartosz Mindur

Faculty of Physics and Applied Computer Science AGH University of Science and Technology, 30-059 Krakow, Poland

MSGCROC – Micro-Strip Gas Chamber ReadOut Chip


2009-11-23 4th RD51 Collaboration Meeting, CERN



- General overview
 - ¹⁵⁷Gd/CsI MSGC neutron-sensitive detector
 - MSGCROC chip
 - DAQ System
 - DAQ Software
- Details of MSGCROC chip
 - Requirements concerning the detector and the readout electronics
 - Details of the ASIC circuitry
 - Test measurements
 - o Internal calibration
 - Measurements with Si detector




Developed in Berlin by: S. Alimov, B. Gebauer, Ch. Schulz, T. Wilpert



- Composite ¹⁵⁷Gd/CsI neutron converter foil, on negative electrical potential with extraction grids on either side, located in the central detector plane
- Two adjacent lowpressure (p~20mbar) preamplification gas gaps on either side of the converter followed by amplification at constant reduced field strength E/p
 - Two micro-strip gas detector planes, which function as third amplification and readout elements (400 stripes per detector module).




MSGC detector details






MSGCROC architecture



3.2x6.7 mm²


2009-11-23



0.35 μm CMOS process from Austria Microsystems
Input device: PMOS 2368μm/0.4 μm
Bias current of the input transistor: 2.36mA (nominal)
Power consumption ~25 mW/channel (@ 3.3 V)
Separated analogue and digital power supply




ADC-FPGA prototype board





Prototype of clock distribution board

- Master reference frequency 32 MHz
- Clock outputs:
 - 5 x 256 MHz
 - 5 x 256 MHz 90° phase shifted
- > 30 ps max. cycle-to-cycle Jitter





4th RD51 Collaboration Meeting, CERN



Ethernet readout

- Xilinx ML403 Evaluation Board
 - Board use for developmetn
 - (top)
- Memec Virtex-4 FX12 Mini-Module
 - Shown with its base board
 - Will be used as replacement of SisLink
 - (bottom right)

• NIC


- SK-9E21 10/100/1000 Base-T Server Adapter
- (bottom left)






Code for Ethernet readout

- Built on top of Ethernet Mac
 Wrapper IP core using Verilog
- Using custom
 protocol or Raw
 Ethernet Frames
- Driver for Linux almost ready working with full speed
- Driver for
 Windows under
 the development





- DAQ Software is structured in four layers:
- Layer 1 connection to the hardware (possible different types)
- Layer 2 data distribution to the processing modules
- Layer 3 includes data processing modules
- Layer 4 data visualization and overall system configuration (application level)





MSGCROC




- Signal parameters to be measured:
 - position X/Y, time T, energy (amplitude) EX/EY
- Detector strip capacitance: ~ 23 pF
- The preamp-shaper circuit must be compatible with positive and negative signal polarities
- Input signal charge: 2.10⁵ e⁻ (32fC) 5.10⁶ e⁻ (800fC) (depending on the detector gas amplification)
- Variable gain in a range 1 20 to cope with different detector gas amplification factors
 - Gain factors: ×1, ×2, ×4, ×8, and ×16
- > Hit rate per strip: ~ $9 \cdot 10^5$ /s (global count rate: 10^8 /s)
- X/Y coincidence window 2 ns + (EX = EY)
- Discriminator: time walk < 2 ns, jitter < 2 ns FWHM</p>
- > The data must be buffered and derandomized on the ASIC
 - 4 bit FIFO analogue and digital
- Zero suppression must be performed on the ASIC
- The ASIC must generate a self trigger for each event




2009-11-23

Input stage






Timing channel




- > Fast Shaper $T_{peak} = 25$ ns
- Comparator with TWC T_{walk} < 2 ns</p>
- The output signal from the timing channel is used to latch a 14-bit time stamp of 1 ns resolution and to enable the peak detector and hold (PDH) circuit in the energy channel
- Each comparator is equipped with a 5-bit trimming DAC, which allows to correct the threshold offset on the channel basis with a precision better than 1 LSB in the threshold DAC (8-bit) common for all channels


Timing channel - trimming procedure



 $vTRIM_{LSB} \approx 1.2 \text{ mV} (vTH_{LSB} \approx 2mV)$




Timing channel - time stamp generation



- The 14-bit time stamp signature is combined of:
 - 12-bit Gray-encoded counter,
 - Toggle flip-flops with tunable delays
 - Input clock.
- In this scheme we can achieve 1 ns resolution at 256 MHz input clock frequency


Time Walk Compensation



- Crossing of the same threshold level is relatively different in time for small and high signals
 - Gain x1
 - About 12 ns window
 - Compensated by TWC to 1.2 ns




Energy channel




- > Slow Shaper T_{peak} = 85 ns
- The PDH circuit detects peaks of incoming pulses and holds their values for a given time period controlled with respect to the response of the comparator in the fast timing channel

Energy channel linearity



> Measured gain factors: ×1, ×1.78, ×3.70, ×7.94, and ×19.58

Data format and timing diagram



2009-11-23

AGH

4th RD51 Collaboration Meeting, CERN



Noise level - simulation

Noise level for positive signals (33 fC) and C_D=23pF


Gain	×1	×2	×4	×8	×16
ENC _{FSH} [e ⁻]	4148	2248	1373	993	794
SNR _{FSH}	50	46	37	26	16
ENC _{SSH} [e ⁻]	3590	2164	1300	850	610
SNR _{SSH}	57	48	40	30	21

> Noise level for negative signals (33 fC) and $C_D = 23 pF$

Gain	×1	×2	×4	×8	×16
ENC _{FSH} [e ⁻]	5373	2815	1616	1089	857
SNR _{FSH}	38	37	32	24	15
ENC _{SSH} [e⁻]	4365	2579	1485	918	625
SNR _{SSH}	47	40	35	28	21



Prototype ASIC board for MSGC detector




2009-11-23

4th RD51 Collaboration Meeting, CERN



MSGCROC Test Setup






An average noise level for positive and negative signals for energy channel

Gain	ENC positive [e ⁻]	ENC negative [e ⁻]
x1	10984	10210
x2	6026	6073
x4	3458	3152
x8	1888	1579
x16	1126	837

Timing measurement (Test Pulse)




2009-11-23


4th RD51 Collaboration Meeting, CERN



Timing measurement




4th RD51 Collaboration Meeting, CERN



4th RD51 Collaboration Meeting, CERN

Energy measurement Sr-90




AG



- The first prototype of the MSGCROC ASIC has been design and manufactured successfully
- > Analogue parameters: gain, offset spread are as expected
 - Final noise analyzes have to be done with proper detector
- Time stamp resolution of a few ns has been achieved
- The full readout system with Si detector is working properly
 - Especially ASICs behave as expected
 - FPGA and timing system work properly
- Future
 - New Ethernet based readout system is under the development
 - Testing the MSGCROC with GEM detector
 - Further ASIC development if needed???



Thank you for your attention



2009-11-23

4th RD51 Collaboration Meeting, CERN