


# Overview of the modular DAQ hardware designed for beam tests of the HGCAL prototype

**Rajdeep M Chatterjee**  
**University of Minnesota, USA**

*On behalf of the CMS collaboration*

**7th Beam Telescopes and Test Beams Workshop,  
CERN, Geneva**

**14-18 January 2019**



## Barrel EM calorimeter

- Replace FE/BE electronics
- Lower operating temperature(8°C)

## Replace endcap calorimeters

- Radiation tolerant – high granularity
- Mitigate pileup – 3D tracking , timing

**The endcap calorimeters need replacement as they will not support the doses and fluences at the HL-LHC.**


The current endcap calorimeters will be replaced with a new High Granularity Calorimeter(HGCAL) for operations at the HL-LHC

## Active Elements:

- Silicon(Scintillator) detectors in the high(low) radiation regions.
- “Cassettes”: multiple modules mounted on cooling plates with electronics and absorbers.
- 28 layers in the ECAL (CE-E) + 24 layers in the HCAL (CE-H) compartments.

## Key Parameters:

Endcap coverage: $1.5 <  \eta  < 3.0$		
Total	Silicon sensors	Scintillator
Area	600 m <sup>2</sup>	500 m <sup>2</sup>
Number of modules	27 000	4 000
Cell size	0.5 – 1 cm <sup>2</sup>	4 – 30 cm <sup>2</sup>
N of channels	6 000 000	400 000
Power	Total at end of HL-LHC: ~180 kW @ -30°C	



- See F. Simon’s [slides](#) for details.




# BEAM TESTS

## Several beam tests performed since 2016 with the following goals:-

- Test the proof of concept of the baseline design with a closely spaced stack-up of modules.
- Validate the design of compact detector modules.
- First experience with a FE ASIC including the 3 basic components of the future HGROC.
  - ❖ An ADC(with two gains) for small pulses.
  - ❖ A ToT for large pulses.
  - ❖ A precise measurement of the pulse timing ( target  $\sim 50$  ps for large S/N).
- Calorimetric performance of electromagnetic and hadronic sections.
- Validation of MC simulation.

## 6" Si prototype Module





## 2016(CERN/Fermilab)

- Silicon: Up to 16 modules in CE-E layers.
  - ❖ Results summarized in the publication [JINST 13\(2018\) P10023](#) .

## 2017(CERN)

- Silicon: 20 modules in CE-E & CE-H layers with Skiroc2-CMS\* ASIC | Scintillator: CALICE AHCAL.
  - ❖ New beam test DAQ.

## March 2018(DESY)

- Silicon: Studies of single module response

## June 2018(CERN)


- Silicon: Full CE-E depth prototype with 28 modules.

## October 2018(CERN)

- Silicon: Up to 94 modules | Scintillator: CALICE AHCAL
  - ❖ Final major beam test before LS2.


\* a special adaptation of a CALICE-developed chip to CMS read-out, in non-rad-hard technology

## 6" Si prototype Module





- Each prototype module has 256 channels readout by 4 ASICs(Skiroc2-CMS).
- Per trigger the ASIC generates 1924 16-bit words.
  - ❖ For each channel 11 time samples in High and Low gain ADC. Additionally ToT and ToA.
- The local readout of these ASICs was controlled by a MAX10(Altera) FPGA.
- Signals from the MAX10 FPGAs were transmitted to a modular off-detector DAQ.


## DAQ CRATE



## HGCAL Modules



To other RDOUT Boards, AHCAL, ...



RAID  
For temporary data storage



To EOS  
10 Gbps





DQM


The DAQ was designed to be scalable, using readily available components, mounted on custom PCBs:-

- The basic repeating unit of the DAQ is a **RDOUT Board**(4 shown).
  - ❖ Each RDOUT board can read/control up to 8 detector modules.
- A **SYNCH board**(extreme left) ensures we have a synchronized readout from the multiple RDOUT boards.
  - ❖ Enables interfacing the HGAL prototype with other detectors.
- A system host(PC) running EUDAQ controls the overall DAQ operations.



- The DAQ mechanics is modular and scalable.
- For the October, 2018 beam tests the DAQ comprised of 2 crates.
  - ❖ 14 RDOUT boards and 1 SYNCH board.








# Key components of the DAQ

A common FPGA, “Optical Receiver Module”(oRM), was used in both the RDOUT and the SYNCH boards. These were previously used in the CMS trigger and had outlived their lifetime. Hence they were available at no cost!


- Xilinx Kintex-7 XC7K70T-1FBG676C
  - ❖ 4.8 Mbits of block RAM
  - ❖ Two 6.6 Gbps bidirectional serial ports
  - ❖ 128Mbit FLASH memory for configuration
  
- The relevant firmware was written in Verilog.
  
- SFP to RJ-45 Adapter for direct connection from FPGA to GbE Switch.




# RDOUT Board layout




- Each readout board hosts 5 oRMs.
  - ❖ 4 “Data” oRMs read the data from up to 8 detector modules.
  - ❖ The 5<sup>th</sup> oRM controls the readout sequence, and “packs” the data from the Data oRMs
    - It is interfaced to the system host using the IPBUS protocol.
  
- A RPi, connected to the system host via ethernet, configures the ASICs on the HGCAL modules and also performs the slow control.
  - ❖ On completion of the readout after receiving a trigger a “readout done” signal is sent to the SYNCH board by the RPi.
  - ❖ The RPi can optionally perform the full readout operation at a slow rate (~ 1 Hz).
  
- The RDOUT board also distributes the low and bias voltages to the detector modules connected to it.



# SYNCH Board layout



- Multiple RDOUT boards are operated in synchronization with the help of the SYNCH board, which hosts one RPi and one oRM.
- The SYNCH board forwards a copy of the trigger to all sub-detectors that are being operated together (RDOUT boards, DWCs and AHCAL).
- The SYNCH board distributes the 40 MHz system clock to the RDOUT boards.
- It receives a “readout done” signal from each of the RDOUT boards.
- While operating jointly with the AHCAL it received a veto from it.





Received	Sent	Level	Text	From	File	Function	Run stopped	Produced events
09:30:32.101	09:30:32.100	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	64	72
09:31:13.131	09:31:13.131	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	65	73
09:31:53.734	09:31:53.733	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	66	74
09:32:34.187	09:32:34.187	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	67	75
09:32:34.388	09:32:34.387	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	68	76
09:33:14.949	09:33:14.949	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	69	76
09:33:15.149	09:33:15.149	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	70	76
09:33:55.805	09:33:55.805	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	71	76
09:34:36.460	09:34:36.460	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	72	76
09:35:16.812	09:35:16.812	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	73	76
09:35:17.114	09:35:17.114	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	74	76
09:35:57.569	09:35:57.569	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	75	76
09:36:38.222	09:36:38.222	5-WARN	The event size is not right run=1	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	76	76
09:37:18.423	09:37:18.423	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	77	76
09:37:18.335	09:37:18.335	5-WARN	Sockets: No data for too long.	ProducerRPI	RpiProducer.cxx	ReadOutLoop()	77	76
09:37:20.727	09:37:20.727	4-INFO	Stopping Run 76	RunControl	RunControl.cxx	StopRun(abort)	77	76
09:37:20.905	09:37:20.905	4-INFO	End of run 76	DataCollector	DataCollector.cxx	OnCompleteEvent()	78	76
09:37:22.923	09:37:22.923	5-WARN	Event number mismatch > 1 in event 1000 1001 1000	DataCollector	DataCollector.cxx	OnCompleteEvent()	79	76
09:37:22.923	09:37:22.923	4-INFO	Run 76, EORE = 1000	DataCollector	DataCollector.cxx	OnCompleteEvent()	79	76
09:37:22.924	09:37:22.924	5-WARN	Plane Mismatch in Event 1001 > 1	MonitorOnline	OnlineMonLck.cxx	OnEventConst eudaq:StandardEvent	80	76

- The system host performs the overall run control, data readout, data storage and DQM.
- The HGCal DAQ software was developed in the EUDAQ framework.
  - ❖ Ensures all DAQ software (AHCal DAQ, HGCal with IPBUS, VME modules and their optical readout) are centralized in the same framework.
  - ❖ Enables a common DQM.



- The DAQ is easily scalable.
  - ❖ Operated with **1 detector module(256 channels)** in DESY to **94 detector modules(24k channels) readout by 14 RDOOUT boards** in CERN!
- The DAQ design allows for up to 12 groups of RDOOUT boards, each under the control of one SYNCH board, to be controlled by a master SYNCH board.
- The SYNCH board enables other detectors to be interfaced for joint data taking.
  - ❖ The HGICAL prototype has been operated jointly with delay wire chambers, a beam telescope, MCPs, Cerenkov detectors and the CALICE AHCAL(See T. Quast's slides for more details).
- The DAQ was operated at readout rate of 40 Hz.
  - ❖ Possible to improve it further to ~100 Hz.
- At this rate the amount of data readout for a typical 5 sec SPS spill for the HGICAL(EE+FH) was **300 Mb**.
  - ❖ **~16 Kb per module per trigger; ~ 1.5 Mb for 94 modules per trigger.**
- In future the use of this DAQ can be extended for any system with the order of 20k channels, where the **signal from on-detector modules are transmitted on HDMI cables** and the readout rate is < 100 Hz.



- 6 million events accumulated in multiple detector configurations over 2 weeks.
  - ❖ Wide range of energies for electrons and pions from 20-300 GeV.



- The current DAQ for the HGICAL beam test prototype has been operational since 2017.
- In the latest beam tests held in CERN in October 2018, a total of 94 detector modules were readout.
- Other detectors can be interfaced with this DAQ for joint data taking.
- In future the use of this DAQ can be extended to readout any system where the on-detector signal can be transmitted via HDMI.



# BACKUP

## WHY Silicon ?

- Extensive R&D, for the Tracker and Pixel detectors over the last 20 years have led to the development of Si sensors that can sustain the high radiation levels of the HL-LHC
  - ❖ Fluence at  $|\eta| = 3$  in HGCAL  $\sim$  same as inner pixel layer in CMS during HL-LHC.
  - ❖ Radiation effects are well understood and reproducible. Can be mitigated by low T operation.
- Fast signal collection(< **10ns**) and fast timing capability( **$\sim 15$  ps**).
- High granularity with fast timing, enables 3D tracking which helps mitigate pileup effects(< **pileup**  $\sim 140$  at a luminosity of  $5 \cdot 10^{34}$  Hz/cm<sup>2</sup>).
- Affordable cost.
- Electronics in 130/65 nm allows low noise and low power readout Front-End(**10-15 mW per channel**).




➤ 8" hexagonal silicon sensors p/n-type | 192/432 cells .

- At higher radiation levels its beneficial to use thinner sensors. E-field higher for the same bias.
- Higher  $\eta$  region: Sensors with 120  $\mu\text{m}$  depletion depth.
- Lower  $\eta$  region: 200  $\mu\text{m}$  & 300  $\mu\text{m}$

- Cell size  $\sim 1 \text{ cm}^2$  for 200  $\mu\text{m}$  & 300  $\mu\text{m}$  depletion sensors.
- $\sim 0.5 \text{ cm}^2$  for 120  $\mu\text{m}$  depletion sensors.
- Cell size reduction to maintain moderate capacitance (< 50 pF).

# 128 channel Si sensor for beam tests


**“p-on-n” with 200/300  $\mu\text{m}$  depletion thickness, made from 6” wafers, Cell size  $\sim 1 \text{ cm}^2$**



Si sensors in the higher radiation parts of CE-E and CE-H

Scintillator in the lower radiation parts of CE-H


CMS p-p collisions at 7 TeV per beam  
1 MeV-neutron equivalent fluence in Silicon at 3000 fb<sup>-1</sup>



CMS FLUKA Study v.3.7.9.1

CMS Simulation Preliminary





- HGCAL: silicon CE-(E) and CE-(H) with 94 modules, up to 40 layers.
- AHCAL: SiPM-on-scintillator tile in 39 layers.
- Delay wire chambers for tracking.
- Cerenkov counters for  $\pi/p$  ID.
- MCP-PMT: Timing ref. ( $\sigma \sim 30ps$ ).

