

INFN - Padova

michele.michelotto at pd.infn.it

From Westmere to Magny-cours:

Hep-Spec06

Lisboa, Hepix Spring '10


- Magny Cours and Westmere now available
- I'll show some preliminary result

CPU	Westmere Gulftown	Nehalem Beckton	Magny Cours	Lisbon
process	32 nm	45 nm	45 nm	45 nm
est GHz at launch	3.33++	2.26++	2.2	2.8
Cores & caches	6 cores 12 MB L3	8 cores 24 MB L3	12 cores 12 MB L3	6 cores 6 MB L3
Net DDR3 ch / socket	3	8	4	2
market	Mid-to-high end	Ultra high end	High end	Mid-to-high end
Perf per core est avg	1 x	0.7 x	0.55 x	0.75x

- 471.omnetpp
- 473.astar
- 483.xalancbmk
- 444.amd
- 447.dealII
- 450.soplex
- 453.povray


Integer tests

Floating Point tests




- Geometric average on 7 tests. Sum on all cores
- Sum on all Worker nodes

32 bit HT OFF vs ON



HT ON:81.81
 HT OFF: 95.96
 HT OFF is
 better up to
 11 concurrent
 run

5520(2266) vs 2427(2200)



Tick-Tock Development Model: Sustained Microprocessor Leadership

Intel® Core™ Microarchitecture		Intel® Microarchitecture codename Nehalem		Future Intel® Microarchitecture
Merom	Penryn	Nehalem	Westmere	Sandy Bridge
NEW Microarchitecture 65nm	NEW Process Technology 45nm	NEW Microarchitecture 45nm	NEW Process Technology 32nm	NEW Microarchitecture 32nm
✓ Done	✓ Done	✓ Done	On Track	On Track
TOCK	TICK	TOCK	TICK	TOCK
			Forecast →	

Summary:

- 32nm process technology on track for Q4'09 production readiness
- 32nm enables increased performance and power flexibility
- Westmere-based processors will span across Desktop, Mobile, and Server

All dates, product descriptions, availability, and plans are forecasts and subject to change without notice.



Sustained Technology Cadence

2006	2007	2008	2009	2010
New Micro-architecture 65nm	Penryn New Speeds & Features 45nm	Nehalem New Microarchitecture 45nm	Westmere New Speeds & Features 32nm	Sandy Bridge New Micro-architecture 32nm


>300% Performance Per Watt Increase




- 16 March 2010 first release of Xeon DP on Westmere 32nm

model	Cores/threads	L3 cache	Clock with Turbo Mode Off	TDP
X5680	6/12	12 MB	3.33 GHz	130 W
X5670	6/12	12 MB	2.93 GHz	95 W
X5660	6/12	12 MB	2.80 GHz	95 W
X5650	6/12	12 MB	2.66 GHz	95 W
L5640	6/12	12 MB	2.26 GHz	60 W
X5677	4/8	12 MB	3.46 GHz	130 W
X5667	4/8	12 MB	3.06 GHz	95 W
E5640	4/8	12 MB	2.66 GHz	80 W
E5630	4/8	12 MB	2.53 GHz	80 W
E5620	4/8	12 MB	2.40 GHz	80 W
L5630	4/8	12 MB	2.26 GHz	40 W

Westmere推定図




Copyright (c) 2008 Hiroshige Goto All rights reserved.





- Thanks to Andrea Chierici from the Farming Group at CNAF – INFN Tier1 in Bologna for measurements on Intel Westmere
- Thanks to AMD for the access to a 2x6174 in Munich

5670 64 bit vs 32 bit



5670 HT-ON or OFF





AMD Magny-Cours 61xx








Diagram by Nebojša Novaković, ©2009 BSN*




model	Cores/threads	L3 cache	Clock	ACP
Xeon 5670	6/12	12 MB	2.93 GHz	95 W
6124 HE	8/8	12 MB	1.8 GHz	65 W
6128	8/8	12 MB	1.8 GHz	80 W
6128 HE	8/8	12 MB	2.0 GHz	65 W
6134	8/8	12 MB	2.3 GHz	80 W
6136	12/12	12 MB	2.4 GHz	80 W
6164 HE	12/12	12 MB	1.7 GHz	65 W
6168	12/12	12 MB	1.9 GHz	80 W
6172	12/12	12 MB	2.1 GHz	80 W
6174	12/12	12 MB	2.2 GHz	80 W
6176 SE	12/12	12 MB	2.3 GHz	105 W




64 bit 2427-5520-6174




- Intel moved Nehalem to Westmere
 - From 45 nm to 32 nm
 - From 4-core/8 logical cpu to 6core/12cpu
- Amd moved from Instambul to Magny-Cours
 - From 6 cores to 12 cores






From 12-16 cpu to 24 cpu



From 12-16 cpu to 24 cpu



Questions?

