

# A Prototype Design of the Readout Electronics of MRPC Detectors in CEE in HIRFL

Jiaming Lu, Lei Zhao, *Member, IEEE*, Baolin Hou, Liujiang Yan, Karen Chen, Shubin Liu, *Member, IEEE*, and Qi An, *Member, IEEE*

**Abstract**—In Cooling storage ring External-target Experiment (CEE) in Heavy Ion Research Facility in Lanzhou (HIRFL), Multi-gap Resistive Plate Chambers (MRPC) detectors are utilized for high precision Time Of Flight (TOF) measurement. Especially for some Internal TOF (iTOF) detectors, which is designed to identify the particles scattered after the ion beam hit the target, a very high precision of the time measurement (detector together with the electronics are required to be less than 50 ps in total) is required, which requires the time precision of the readout electronics to be less than 10 ps RMS. Based on our previous work on the readout electronics system of the start time (T0) detector in CEE, we design this prototype to verify our scheme, which contains a Front-End Electronics (FEE) module utilizing NINO ASIC to achieve the low-noise, high-precision discrimination and a Time Digitization Module (TDM) with double-chain Tapped Delay Line (TDL) Field Programmable Gate Array (FPGA) Time to Digital Convertors (TDCs) implemented in Xilinx Artix-7 FPGA. By constraining the TDLs at appropriate positions and choosing a main clock of 320 MHz according to the transmission speed of the hit signal on the TDL, we optimize the Differential NonLinearity (DNL) of the TDL. According to the test results, a 7.1 ps RMS time precision of the TDM is achieved. We also test the performance of the whole system under different input signal charges and the results indicate that the prototype achieves the expectations.

**Index Terms**—HIRFL, CSR, iTOF Detector, MRPC, Time Measurement, NINO, FPGA TDC.

## I. INTRODUCTION

HEAVY iron accelerators are the most vital facilities for particle physics research. The CEE based on the Cooling Storage Ring (CSR) system in HIRFL is dedicated for research on nuclear equation of state, hyper nuclei and radioactive ion beam physics. CEE consists of the T0 detector, the big Dipole, the iTOF and the external TOF (eTOF), the Multi-Wire Drift Chambers (MWDCs), and etcetera. The iTOF, located in the central of the big Dipole, is dedicated to record the TOF of the scattered particles. As the iTOF is very close to the target, the time precision of the detectors together with the readout

This work is supported in part by National Natural Science Foundation of China (11927901, 11735009) and in part by CAS Center for Excellence in Particle Physics (CCEPP).

The authors are with the State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, 230026; and Modern Physics Department, University of Science and Technology of China, Hefei, 230026, China (telephone: 086-551-63607746, corresponding author: Lei Zhao, e-mail: zlei@ustc.edu.cn).

electronics is required to achieve 50 ps in total. As for the readout electronics, the requirement of the time precision is less than 10 ps RMS.

In this prototype, we employ the existing FEE module based on Time Over Threshold (TOT) method together with the TDM based on FPGA TDC designed for the T0 detector readout electronics [1] and implement a double-chain TDL FPGA TDC to achieve higher time measurement precision.

## II. THE STRUCTURE OF THE READOUT ELECTRONICS SYSTEM




Fig. 1. Block diagram of the readout electronics system of iTOF.

The block diagram of the readout electronics is shown in Fig.1. The analog signals from the MRPC detectors are firstly amplified and discriminated by the NINO ASIC on the FEE module located near the detectors. Via a 5-meter high density coaxial cable of SAMTECH Inc., the output hit signals (LVDS standard) are transmitted to the TDM. After buffered by the FIN1108 chip of Fairchild Inc., the hit signals are finally fed into FPGA on the TDM for digitization. Finally, the time measurement results are transmitted though the PXI interface to the Single Board Computer (SBC) in the Slot 0 of the crate.

## III. THE DESIGN OF THE DOUBLE-CHAIN TDL FPGA TDC

FPGA TDCs are widely utilized for time measurement in high energy physics experiments [1][2][3], due to its relatively high measurement precision as well as the high flexibility. The

TDL FPGA TDCs or other TDC structures based on TDL are able to achieve a very high time precision [1][4][5].

The structure of the TDL employed in our design is shown in Fig.2. After the hit signal being detected by the pulse detector, at the rising edge of the main clock, the D flip-flop array connected to the CARRY-FOURS (in carry chain in the slice resource of the FPGA) records the fine time information in the form of thermometer code. The fine time information together with the coarse time recorded by the counter driven by the main clock provides the arrival time of the hit signal.

One of the most significant origins of the Differential NonLinearity (DNL) is that the TDL is implemented across the LAB boundaries [4]. In Artix-7 FPGA, “ultra-wide bins” exist where the TDL is implemented across two different clock regions. Efforts have been donated to address the DNL problem [4][5]. Some work employs complicated calibration, and some proposes the multi-measurement method.




Fig.2. Block diagram of the double-chain TDL FPGA TDC.

In our work, firstly, we estimate that it takes 69.4ps for the leading edge of the hit signal transmit across one CARRY-FOUR. And we notice that, depending on the structure of the slice resource, the longest carry chain that can be implemented in the Artix-7 FPGA without crossing two different clock regions contains fifty CARRY-FOURS at most. Subsequently, we set the frequency of the main clock to 320 MHz, and constrain the first CARRY-FOUR of the TDL at the bottom of one clock region, which guarantee the hit signal not transmit beyond this clock region within one main clock period. Finally, to achieve the high time precision, we combine two such implemented TDLs into one TDC channel. We average the time measurement results of the two channels and the final arrival time of the hit signal is obtained.

#### IV. TESTING RESULTS

The comparison between the performances of single-chain TDL TDC with and without “ultra-wide bins” are presented, as well as the performance of the double-chain TDC and the time measurement precision of the readout electronic system under input signals with different charges.

The system under test is shown in Fig.3. We use the signal generator 81180A from Agilent Inc. to generate a triangle signal with 1ns rising and falling edge as the input signal for the tests. An attenuator is employed for amplitude adjustment. The

“cable delay test” method [6] is employed to evaluate the time precision.




Fig.3. System under test.

#### 1) Performance of the Single-Chain TDL TDC

Fig.4 shows the DNL of one single-chain TDL TDC channel. Fig.5 shows the time precision of two single-chain TDL TDC channels. The result indicates that the time precision of one single channel is 10.0 ps RMS.




Fig.4. DNL of one single-chain TDL TDC channel.




Fig.5. Time precision of the single-chain TDL TDC.

To evaluate the effects of the constraint of the TDL, we implemented a TDC channel with the first level of CARRY-FOUR constrained at the middle position of the clock region. As we anticipated, bin No.100 is an “ultra-wide bin” exists where the TDL cross the clock region. We test the time

precision of this channel, and the result is 14.9 ps, which is worse than the channel implemented at the bottom of the clock region.

### 2) Performance of the Double-Chain TDL TDC

Fig.6 shows the time precision of two double-chain TDL TDC channels. The result indicates that the time precision of one single channel is 7.1 ps RMS.




Fig.6. Time precision of double-chain TDL TDC channels

### 3) Performance of the Prototype Readout Electronics

We test the electronics system, the time precision varies from 7.8 ps RMS to 9.0 ps RMS while the charge of the input signal varies from 2000 fC to 200fC. The result indicates that the time precision of the system is better than 10 ps RMS. Fig.7 shows the time precision of the whole readout electronics system (two channels) under 1200 fC input signal.




Fig.7. Time precision of the electronics system at 1200 fC input.

## V. CONCLUSION

According to the test results, a 7.1 ps RMS time precision of the TDM is achieved. The test results of the whole system under different charges of input signal indicate that the prototype achieves the expectations.

## REFERENCES

- [1] Deng P, Zhao L, Lu J, *et al.* "Readout Electronics of T0 Detector in the External Target Experiment of CSR in HIRFL" . *IEEE Transactions on Nuclear Science*, vol. 65, no.6, pp.1315-1323, Jun. 2018.
- [2] Lu J, Zhao L, Chen K, *et al.* "Real-Time FPGA-based Digital Signal Processing and Correction for a Small Animal PET". *IEEE Transactions on Nuclear Science*, vol. 66, no.7, pp.1287-1295, Jul. 2019.

- [3] Zhao L, Ma C, Chu S, *et al.* "Prototype of the Readout Electronics for WCDA in LHAASO". *IEEE Transactions on Nuclear Science*, vol. 64, no. 6, pp. 1367-1373, Apr. 2017.
- [4] Wu J, Shi Z. "The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay" *2008 IEEE Nuclear Science Symposium Conference Record*, pp.3440-3446, 2008.
- [5] Wang Y, Liu C. "A 3.9 ps time-interval RMS precision time-to-digital converter using a dual-sampling method in an UltraScale FPGA". *IEEE Transactions on nuclear science*, vol. 63, no.5, pp. 2617-2621, Oct. 2016.
- [6] Lei zhao, Longfei Kang, Jiawen Zhou, *et al.* "A 16-channel high-resolution time and charge measurement module for the external target experiment in the CSR of HIRFL". *Nuclear Science and Techniques*, vol. 25, no. 1, pp. 10401-010401, Feb. 2014.