

UNIVERSITÀ DEGLI STUDI DI PADOVA







Sender Board

sampling frequency, phase aligned to the data.



usually-used components are not natively available

# Maximum output frequency (Nyquist) Phase resolution (Reference clock period) is exploited, generating multiple Phase-wheels

## esign and Implementation of a digital CDR in FPGA

F. Marini<sup>1,2</sup>

<sup>1</sup>University of Padova, Dept. of Physics and Astronomy G. Galilei, Italy <sup>2</sup>INFN Padova, Italy



