

Experimental Particle Physics

Contributors: Craig Buttar<sup>1</sup>, Noemi Calace<sup>2</sup>, Markus Elsing<sup>2</sup>, Maurice Garcia-Sciveres<sup>3</sup>, Kenneth Wraight<sup>4</sup>

### **Overview**

The RD53 pixel chip was designed to meet the spatial resolution and datarate demands of the high collision rate and pile-up of the High Luminosity LHC event environment. The high speed data read-out of RD53 chips requires high performance data acquisition (DAq) infrastructure, which must stay within the material budget of the Atlas Inner Tracker (ITk). This poster shows the results of RD53 chip readout simulation with HL-LHC type events: the expected datarate is within specified limits using an optimised encoding algorithm.

# **ITk Pixel Data Transmission Specification**

A maximum restriction on the data readout rate comes from the cabling in the DAg system. The data must be transported off the chip and out of the ITk environment using electrically robust links with as little mass as possible. Links have a physical limit of 5.12 Gbps, a safety factor of 70% is applied to allow for variance in throughput → 3.58 Gbps average datarate link limit.

# RD53 chip [CERN-RD53-PUB-17-001]

Following a period of R&D the RD53 readout chip was designed for the Atlas ITk. The chip has 400x384 readout channels with pixel area 2500µm<sup>2</sup> and 4MHz trigger capability.

RD53 readout encoding is based on  $4x1 (2x2) \eta x \phi$  pixel regions, and 8x8 (4x16) pixel cores for 50x50µm<sup>2</sup> (25x100µm<sup>2</sup>) pixels.



Simulations were run for pixel pitch variations:

Pixel pitch ( $\eta x \phi$ )	Sensor Area	rows	cols
50x50 µm <sup>2</sup>	20x19.2mm <sup>2</sup>	394	400
25x100 μm <sup>2</sup>	20x19.2mm <sup>2</sup>	688	200

# Simulation

The simulation used the full Atlas simulation chain for an event sample of ttbar + mu=200 pile-up. Secondary interactions are included. No radiation effects are simulated.



Track reconstruction then associates clustered hits to a single trajectory. For this analysis digital clusters per chip were used to calculate pixel occupancy.



The barrel region has concentric five cylindrical barrel layers at increasing form radii the collision point (L0-4).

Barrel detector orientation is flat in centre and inclined at edges to compensate for increased track angles and hence limit cluster size. The endcap has five layers at the end of barrel with increasing z position (R0-4).

The LO trigger acceptance is 4MHz (1MHz) for layers 2-4 (0-1).

- 1. School of Physics & Astronomy, University of Glasgow
- 2. European Organisation for Nuclear Research
- 3. Lawrence Berkeley National Laboratory

### RD53B Encoding [CERN-RD53-PUB-19-001]

RD53B optimise datarates using compressed hit information (ToT + Addressing) packaged into streams of data frames.

ToT: Time-over-Threshold information provides 4 bits per pixel  $\rightarrow$  16 bits per region, ordered structure retains pixel identity. Further compression possible (not implemented here).

#### Core Addressing: Cores addressed: 12/13 bits

X(Y) position: 6(6/7) bits per position  $\rightarrow$  64 > 400/8 (64 > 384/8). Neighbouring core address suppression possible

0:1

0

1

#### In-core Addressing: bit-tree

Core occupancy is encoded by iterative procedure until all hit pixels mapped:

- Split array and assign bit pair
  - bit: hit=1, empty=0
- For each hit section:
- Split array and assign bit pair...

Core One bit pair per iteration  $\rightarrow$  6 pairs for single pixel in 64 array

Common trunk	01 11 0	1 10	01	10	01	01	01	01	]
	Full pair		Bot	tom	left	1	Bott	_ com r	igh

Framing: region data is grouped into frames of 64 bits, with 2 bits as "Aurora frame header" (64/66bit encoding). Additional Aurora overhead for "register frames" of 4%.

Streaming: multiple/part events

First frame bit for new stream flag, 8 bit event tag, 11 bit tag. Stream ends when remaining bits in frame < (N<sub>hc</sub> \* E-step) bits.

N<sub>hc</sub> = number of hit cores, E-step = step size (1 bit min.)



# Summary & Future

Expected RD53 encoded datarate lies within 3.58 Gbps specified link limit

- Fully simulated HL-HLC event environment and ITk layout
- RD53B encoding: addressing, framing, streaming
- RD53B data encoding implemented in ATLAS simulation Further possible optimisation
- ToT compression: maximal 4 bits per pixel considered here
- E-step optimisation: control stream size per region