# SNS Ring BPM Old and New

Richard Dickson Nov 12, 2018



ORNL is managed by UT-Battelle for the US Department of Energy

## Topics:

- Facility overview
- Old system and requirements
- New system topology and functional diagrams
- Data compression
- Jitter reduction
- New capabilities



## Spallation Neutron Source (SNS) Accelerator Complex



Actional Laboratory

## **Ring Beam Structure**



Nice square pulses: Not!

Beam varies within and between each turn in:

- Intensity
- Position
- Energy

Beam in 4/5 of beam turn. (~800nS of ~1000nS)





## SNS Ring Beam Position Monitors (BPMs)

- 44 floated strip-line BPMs of aperture:
  (28) 21cm, (8) 26cm, (8) 30 cm
- Position Resolution and Accuracy of +/- 1% half aperture
- Original requirement of ~5E10 to 2E14 protons per pulse (~8mA to 35A).
  - Now ~6E9 to 6E14 ppp (~1mA to 100A)
  - Dynamic range is of major importance
- Custom made PCI AFE and digital cards (no in-house expertise)
- LV 2001 SW with Embedded Windows XP on individual PCs (one per BPM)
- Meets accuracy specs but reliability is poor







## New System Motivation

- Hardware obsolescence is major problem
  - Parts, cards, PC motherboards
- Software obsolescence is major problem
  - Impossible to upgrade OS, security concerns
- Lost ability to repair boards with personnel attrition
- Original system limited to 1Hz.
   Would like to include 60Hz acquisition.
- Long term solution: <u>New System</u>







#### New Analog Front End







SOURCE

# Analog Front End System Diagram (Each AFE hosts 2 BPMs)

PXIe system with four FPGA/Digitizer(center blue), processor running LabVIEW RealTime (left) and SNS timing card (right). 1/4 space, 1/5 power consumption of previous system.





## System Diagram



CAK RIDGE SPALLATION National Laboratory SOURCE

## **Data Compression**

ADC resolution of 14 bits delivered in 16 bits. Each BPM wire has high and low gain analog channels (2 ADC channels) Data is compressed by FPGA for transfer to RT CPU as follows:



Data Rates (per BPM, after compression):

- 1 Hz rate 50 MHz full accumulation: 1.31 mS (512 kB/s)
- 60 Hz rate single turn position (22.5 kB/s)
- 60 Hz rate orbit data (30 kB/s)

Each FPGA supports two BPMs (16 ADC channels) Each system supports four FPGAs (64 ADC channels)



## **Jitter Reduction**







## Jitter Type 1: Sampling Mismatch Jitter



























**CAK RIDGE** National Laboratory Jitter Type 2: Trigger Jitter







The plots show the shifting of data for each BPM in the IOC that its dejitter algorithm is applying in order to try and center the timing of the mini-pulses. It has a throw of only +-2 data samples. Adjust Gang Shift slider to try and zero as many BPMs as possible. As long as the shift in the plot is not hard at +- 2, the dejitter code has room to work. Auto Tune On tries to do this for you. It is slow on purpose. Give it a min or two to work.



## **New Features**

- Orbit synthesis
- Centroid/Peak phase display
- Single turn motion
- Combined screen



## **Orbit Synthesis**

Multi Pulse Beam



## Single Pulse Beam (many Stored Turns)



(Used during tuning to compute "Orbit" of particles in ring)





\* Ont is the orbit (position) of the n'th injected pulse on its t'th turn around the ring.

 $O1t = t^*M(t) - (t-1)^*M(t-1)$ 

Mt is the measured agragate position of all mini-pulses on turn t.



#### BPM C08 Hor 100 50 шШ -Measured Calculated 0 21 26 31 36 6 -50 Turn BPM C08 Ver 40 20 шШ Measured 0 16 6 36 Calculated



Turn

-20

-40



#### **Centroid Phase**





## Single Turn Position





## **Position and Swing Bars**





#### **Combined Screen**





# SNS Ring BPM Old and New

## Questions?

System development thank you to:

- Alexander Aleksandrov
- Taylor Davidson
- Alysse Dawson
- Anthony Webster

ORNL is managed by UT-Battelle for the US Department of Energy



The following slides are not part of this presentation. They are included only in anticipation of being needed to answer questions.





SPALLATION National Laboratory

./RingBPM_IOC_Stat.edl (on ics-srv-accl2) _ 🛛 🗙				
Ring BPM IOC Status				
~			BPM A	
Chan	FPGA AFE	BPM	Boot Time	Sys Time
1		AU1	13:31:24 10/25/2018	13:44:44 10/25/2018
2		A02	SW Date 9/28/18	EL Detected
3		AU3	Controller SN	EL Parity Errors 0
4		A04	2F15F298	RTDL Detected
о с		AU5	BPM Config Ver	RTDL CRC Errors 0
5		AU6	V3-0	
,		AU7		TS CPU % Sys CPU %
0		AU8	Beam Trigger On	100 29
Chan	FPGA AFE	BPM	BPM B	Suc Time
1		A10	13:36:55 10/25/2018	13:44:42 10/25/2018
2		A13	SW Date	
3		B01	9/28/18	EL Detected
4		B02	Controller SN	EL Parity Errors 0
5		B03	2F170F53	RTDL Detected
6		B04	BPM Config Ver	RTDL CRC Errors 0
7		B05	V 3-0	TS CPIL % Svs CPIL %
8		B06		74 8
		0014	BPM C	
-	FPGA AFE	BPIM	Boot Time	Sys Time
		000	13:33:35 10/25/2018	13:44:42 10/25/2018
4		D03	SW Date 9/28/18	EL Detected
4		D13	Controller SN	EL Parity Errors 0
5		C01	2F25182B	RTDL Detected
6		C02	BPM Config Ver	RTDL CRC Errors 0
7		C02	V3-0	
8		C04	Beam Trigger On	TS CPU % Sys CPU %
	FPGA AFE	BPM		SucTimo
1		A09	BOOT TIME 13:35:09 10/25/2018	13:44:43 10/25/2018
2		B07	SW Date	
3		C05	9/28/18	EL Detected
4		D03	Controller SN	EL Parity Errors 0
			DDM Confin Mon	RTDL Detected
			BHM Config Ver V3-0	RTDL CRC Errors 0
				TS CPU % Sys CPU %
				30 1
			Expert	



