

SNS Ring BPM Old and New

Richard Dickson

Nov 12, 2018






Topics:

- Facility overview
- Old system and requirements
- New system topology and functional diagrams
- Data compression
- Jitter reduction
- New capabilities

Spallation Neutron Source (SNS) Accelerator Complex


Front-End:
Produce a 1-msec long,
chopped, H- beam



Courtesy of A. Aleksandrov

The SNS is located in Oak Ridge, Tennessee (U.S.)

Ring Beam Structure





Nice square pulses: **Not!**

Beam varies within and between each turn in:


- Intensity
- Position
- Energy

Beam in 4/5 of beam turn.
(~800nS of ~1000nS)




SNS Ring Beam Position Monitors (BPMs)

- 44 floated strip-line BPMs of aperture:
(28) 21cm, (8) 26cm, (8) 30 cm
- Position Resolution and Accuracy of
+/- 1% half aperture
- Original requirement of $\sim 5E10$ to $2E14$
protons per pulse ($\sim 8mA$ to $35A$).
 - Now $\sim 6E9$ to $6E14$ ppp ($\sim 1mA$ to $100A$)
 - Dynamic range is of major importance
- Custom made PCI AFE and digital cards
(no in-house expertise)
- LV 2001 SW with Embedded Windows XP on
individual PCs (one per BPM)
- Meets accuracy specs but reliability is poor




New System Motivation

- Hardware obsolescence is major problem
 - Parts, cards, PC motherboards
- Software obsolescence is major problem
 - Impossible to upgrade OS, security concerns
- Lost ability to repair boards with personnel attrition
- Original system limited to 1Hz.
Would like to include 60Hz acquisition.
- Long term solution: New System




New Analog Front End




Analog Front End System Diagram


(Each AFE hosts 2 BPMs)



PXIe system with four FPGA/Digitizer(center blue), processor running LabVIEW RealTime (left) and SNS timing card (right).
1/4 space, 1/5 power consumption of previous system.



System Diagram




NI PXIe-8880 CPU
NI PXIe-7971 FPGA (x4)
NI 5751B ADC (x4)

Data Compression

ADC resolution of 14 bits delivered in 16 bits.

Each BPM wire has high and low gain analog channels (2 ADC channels)

Data is compressed by FPGA for transfer to RT CPU as follows:



Data Rates (per BPM, after compression):

- 1 Hz rate 50 MHz full accumulation: 1.31 mS (512 kB/s)
- 60 Hz rate single turn position (22.5 kB/s)
- 60 Hz rate orbit data (30 kB/s)

Each FPGA supports two BPMs (16 ADC channels)


Each system supports four FPGAs (64 ADC channels)

Jitter Reduction


Ring turns as seen by BPM



Stacked
Turns



Jitter Type 1: Sampling Mismatch Jitter






50 MHz ADC

With (for example):


1.047115 MHz Ring

$50 / 1.047115 = 47.75$ samples/turn







ADC data is interpolated to force it to 64 samples per ring turn.







Before:




After:










Jitter Type 2: Trigger Jitter







Ring BPM Gang Shift




The plots show the shifting of data for each BPM in the IOC that its de jitter algorithm is applying in order to try and center the timing of the mini-pulses. It has a throw of only ± 2 data samples. Adjust Gang Shift slider to try and zero as many BPMs as possible. As long as the shift in the plot is not hard at ± 2 , the de jitter code has room to work. Auto Tune On tries to do this for you. It is slow on purpose. Give it a min or two to work.

New Features


- Orbit synthesis
- Centroid/Peak phase display
- Single turn motion
- Combined screen

Orbit Synthesis

Multi Pulse Beam



Single Pulse Beam (many Stored Turns)




(Used during tuning to compute “Orbit” of particles in ring)

Single Pulse Orbit De-Convolution

	Pulse					Measured			
Turn	1	2	3	4	5	M			
1	0					0			
2	10	0				5			
3	-4	10	0			2			
4	-10	-4	10	0		-1			
5	-6	-10	-4	10	0	-2			

Five Pulse Accumulation




$O_{n1} = O_{m1}$	$M1 = O11$			$O11 = M1$
$O_{n2} = O_{m2}$	$M2 = (O12+O21)/2$	$2*M2 = O12+O21$	$O12 = 2*M2 - O21$	$O12 = 2*M2 - M1$
...	$M3 = (O13+O22+O31)/3$	$3*M3 = O13+O22+O31$	$O13 = 3*M3 - (O22+O31)$	$O13 = 3*M3 - 2*M2$
$O_{nt} = O_{mt}$	$M4 = (O14+O23+O32+O41)/4$	$4*M4 = O14+O23+O32+O41$	$O14 = 4*M4 - (O23+O32+O41)$	$O14 = 4*M4 - 3*M3$

* O_{nt} is the orbit (position) of the n'th injected pulse on its t'th turn around the ring.


$$O1t = t*M(t) - (t-1)*M(t-1)$$

M_t is the measured aggregate position of all mini-pulses on turn t.


BPM C08 Hor



BPM C08 Ver



Derived First Pulse Orbit




Tune **0.22**

Unit-less Beta **229**

Capture

(mm)


Derived First Pulse Orbit




Tune **0.16**

Unit-less Beta **54**

Centroid Phase




Single Turn Position




Position and Swing Bars

Horizontal Ring BPM Positions and Intra-Turn Position Swing (all mm)



Swing Mode Head To Tail

Combined Screen



SNS Ring BPM Old and New




Questions?

System development thank you to:

- Alexander Aleksandrov
- Taylor Davidson
- Alysse Dawson
- Anthony Webster



The following slides are not part of this presentation.
They are included only in anticipation of being
needed to answer questions.



Stage No.	No of Turns Enter	Readback	Channel Gain Setting
1	0	1.5	99 30 dB
2	0	8.5	99 20 dB
3	0	23.4	99 10 dB
4	0	83.2	99 0 dB

Stage 1

Stage 1

Base Band -10 dB

Base Band 0 dB

Base Band 10 dB

Base Band 20 dB

Base Band 30 dB

Base Band 40 dB

Base Band 50 dB

Base Band 60 dB

RF 0 dB

RF 10 dB

RF 20 dB

RF 30 dB

Analysis

Tums			Tums		
1	0	5.45	5MS	0	5MS
2	0	5	5MS	0	5MS
3	0	0	5MS	0	5MS
4	0	0	5MS	0	5MS
5	0	0	5MS	0	5MS
6	0	0	5MS	0	5MS
7	0	0	5MS	0	5MS
8	0	0	5MS	0	5MS

Turn 1

Tums 1

Trigger Delay **0.00** **0.00e+00**

First Turn Delay **0.00** **0.00e+00**

Ring Clock Setting

Ring Frequency **4.000000** **4.000000**

Beta **0.000000** **0.000000**

Direct

Ring Frequency **1.00e+00**

Beta **0.00**

Ring BPM IOC Status

BPM A							
Chan	FPGA	AFE	BPM	Boot Time	Sys Time		
1	█	█	A01	13:31:24 10/25/2018	13:44:44 10/25/2018		
2	█	█	A02	SW Date 9/28/18	EL Detected		
3	█	█	A03				
4	█	█	A04	Controller SN 2F15F298	EL Parity Errors 0		
5	█	█	A05		RTDL Detected		
6	█	█	A06	BPM Config Ver V3-0	RTDL CRC Errors 0		
7	█	█	A07		TS CPU %	Sys CPU %	
8	█	█	A08	Beam Trigger On	100	29	

BPM B							
Chan	FPGA	AFE	BPM	Boot Time	Sys Time		
1	█	█	A10	13:36:55 10/25/2018	13:44:42 10/25/2018		
2	█	█	A13	SW Date 9/28/18	EL Detected		
3	█	█	B01	Controller SN 2F170F53	EL Parity Errors 0		
4	█	█	B02		RTDL Detected		
5	█	█	B03	BPM Config Ver V3-0	RTDL CRC Errors 0		
6	█	█	B04				
7	█	█	B05		TS CPU %	Sys CPU %	
8	█	█	B06	Beam Trigger On	74	8	

BPM C							
	FPGA	AFE	BPM	Boot Time	Sys Time		
1	█	█	B08	13:33:35 10/25/2018	13:44:42 10/25/2018		
2	█	█	B09	SW Date 9/28/18	EL Detected		
3	█	█	B10	Controller SN 2F25182B	EL Parity Errors 0		
4	█	█	B13		RTDL Detected		
5	█	█	C01	BPM Config Ver V3-0	RTDL CRC Errors 0		
6	█	█	C02				
7	█	█	C03		TS CPU %	Sys CPU %	
8	█	█	C04	Beam Trigger On	77	13	

BPM F							
	FPGA	AFE	BPM	Boot Time	Sys Time		
1	█	█	A09	13:35:09 10/25/2018	13:44:43 10/25/2018		
2	█	█	B07	SW Date 9/28/18	EL Detected		
3	█	█	C05	Controller SN 2F195F19	EL Parity Errors 0		
4	█	█	D03		RTDL Detected		
				BPM Config Ver V3-0	RTDL CRC Errors 0		
					TS CPU %	Sys CPU %	
				Beam Trigger On	30	1	

Expert

