


Lecture #3: *ODMB* history and design

Manuel Franco Sevilla


UC Santa Barbara

4th May 2018

Richman group meeting



Outline



1. *ODMB* history
 - ✓ Documentation of prototype versions
 - ✓ Gives an idea of how a project is carried out
2. *ODMB* design
 - ✓ How to read schematics/layout
 - ✓ How to find components on board
 - ✓ Main hardware blocks


ODMB history

Run 1	LS1	Run 2	LS2	Run 3	LS3	Run 4
2010 2011 2012	2013 2014	2015 2016 2017 2018	2019 2020	2021 2022 2023	2024 2025	2026 2027 2028 2029

Today




Motivation for the *ODMB*




- ~ New *ODMB* designed to handle for 7 DCFEBs
 → Can save front panel space with optical connections

ODMB.V1 design




- ~ Design of the *ODMB* started in 2010, led by Guido Magazzù at UCSB
- ~ Full optical path to DCFEBs both for data and TTC

- ~ Optical TTC required design of FF-EMU
 - Rad-hard deserializer ASIC
- ~ 1st FF-EMU prototype (May 2011) major problems
- ~ 2nd prototype in March 2012



ODMB.V1 board

- ~ 1st prototype in April 2012
- ~ Two snap12 TX for TTC
 - 14 fibers to DCFEBs, 10 spares
- ~ Two snap12 RX for data
 - Also for TTC return
- ~ Significant bugs with the clocks patched up with soldered board



ODMB.V1 problems




First *ODMB* test stand

- ~ VME communication with *ODMB* did not work at UCSB
 - Trying to emulate VME crate with FPGA inside computer, connection through a test port
 - Communication did work at B904 test stand at CERN, but needed test stand at UCSB for development
- ~ 2nd FF-EMU prototype did not work
 - Guido said it was due to the testing procedure, not the chip
- ~ *ODMB* fell in critical path of LS1 upgrade
 - No time for more FF-EMU chip submissions
 - Time short for board, firmware, and software development

In December 2012 decided to abandon FF-EMU and switch to copper TTC

ODMB.V2 design




- ~ Designed in January 2013 between Guido Magazzù, Ben Bylsma (OSU), Mike Matveev (Rice), Jason Gilmore (Texas A&M), Ray Gerhart (UC Davis)
 - Assisted by Frank Golf and Manuel Franco Sevilla (UCSB) who joined the project in November 2012




- ~ Required a Patch Panel Interconnecting Board (PPIB) to distribute signals to all 7 DCFEBs
 - Designed by Mike Matveev at Rice

ODMB lab (V1)




- ~ Set up an **actual lab** in early 2013
 - Frank and Manuel got trained at Rice
 - Borrowed partial VME crate, VCC, LVMB, internet card
- ~ With this setup, VME communication worked like at CERN




Jeff even helped sweeping the floor of the *ODMB* lab!

ODMB lab (V2)





- ~ Later in 2013, borrowed a full VME crate from Florida
 - OSU sent 4 DCFEBs
 - Rice sent PPIB
 - Northeastern sent skewclear cables
- ~ Robust set up for production tests
 - Needed to test 90 ODMBs in short period of time




Adam, Alex, Jack, and Tom joined the ODMB team!


Lots of testing and debugging



- ~ **Systematically tested and fixed all functionality and connections**
 - Bugs were small enough that ODMB.V2 could be patched and show full functionality





Fixed short with front panel by moving connections farther



Example: problems in optical transmission

- ~ Optical transmission to DDU sometimes worked, but there were persistent errors
- ~ Measured low voltage swing on inputs to transceivers → FPGA not generating enough swing
- ~ After poring over the documentation, found we were missing **100 Ω resistor and 1.2V connection!**




ODMB.V2 board

- ~ Received 5 boards on Apr 2013
 - 12 input fibers for DCFEB data
 - Two bidirectional HD50 connectors for DCFEB TTC, PPIB power

- ~ Showed full functionality with *ODMB.V2*
 - Fixed JTAG to DCFEBs
 - Fixed JTAG to ODMB
 - Fixed opt. TX (missing resistor/voltage)
 - Moved connector to avoid short

- ~ Passed Production Readiness Review (PRR) on Oct 2013
 - Proceeded with pre-production of 10 *ODMB.V3* boards



Production tests

- ~ Developed **software** and **firmware** to systematically test functionality of each board

ODMB website with all tests

The screenshot shows the 'ODMB Production Tests' page. It includes fields for 'Output log' (containing initials) and 'Default slot number' (set to 7). Below these are buttons for 'LVMB test' (V1 V2: 4.5 3.0, tol: 0.05, N: 100), 'DCFEB JTAG Control' (Repeat 0 times), and 'DCFEB Fiber Test' (Repeat 100 times). To the right is a 'Output log' window titled 'Output log' with a 'Clear Log' button. The log displays vital statistics and test results for DCFEB and DCFEB fiber tests.

```


***** ODMB Vitals: QPLL locked *****
R 4100      4050 Unique ID
R 4200      30D FW version. Date 7/11/2016
R 4300      1 FW build

***** DCFEB JTAG Control *****
DCFEB 1: read UserCode. Firmware version 3.AB PASSED
DCFEB 3: read UserCode. Firmware version 3.AB
DCFEB 5: read UserCode. Firmware version 3.AB
DCFEB 7: read UserCode. Firmware version 3.AB

***** DCFEB fiber tests *****
DCFEB 1: Received 100/100 packets, 100/100 CRCs, 100 LIA. RESYNC worked.
DCFEB 3: Received 100/100 packets, 100/100 CRCs, 100 LIA. RESYNC worked.
DCFEB 5: Received 100/100 packets, 100/100 CRCs, 100 LIA. RESYNC worked.
DCFEB 7: Received 100/100 packets, 100/100 CRCs, 100 LIA. RESYNC worked.


```

With special FW in the DCFEBs/OTMBs, we could stress test inputs to *ODMB*



Final modifications


V3



CERN store sent wrong part (too tall)





Removed heat sinks to lower snap-12 profile




Improved ground/power planes layout, and added thieving

V4



~ The *ODMB*.V3 had full functionality, but made **one more design (*ODMB*.V4) to improve robustness and monitoring**

- Separation of P1V0 power planes to reduce noise in FPGA optical banks (GTXs or MGTs)
- Addition of capacitors, ground vias
- Addition of PPIB/LVMB current monitoring (fire hazard)



ODMB.V4: final board

- ~ Produced by Pactron in Santa Clara

- 5 pre-production boards on February 2014
- 85 production boards on March-April 2014


- ~ Last minute fixes

- Added 22 AWG wire to reduce voltage drop in new P1V0_MGT and bus bar to unconnected vias



- ~ All 90 boards tested/fixed in 2 weeks

- 85 boards good, 4 fixed later
- Heroic efforts by Frank, Sicheng, Alex



Installation in May 2014

- ~ Adam, Jack, Manuel, and Jeff installed 72 boards into the peripheral crates in CMS in ~4 days



ODMB hardware

Board development

1. Concept

- ❖ Ideas in the engineer's mind
- ❖ If designer different from engineer, ideas communicated via email and Word documents

Guido, Ben, Mike, Ray, Jason, Manuel
for the ODMB

2. Schematics

- ❖ Abstract representation of all connections on the board
- ❖ Done in Cadence Allegro (ODMB), Altium, Kicad, etc.
- ❖ Look at it in pdf form

Jean-Marc Combe at CERN
for the ODMB

3. Layout

- ❖ Actual geometric representation of all connections on the board
- ❖ Done in Cadence Allegro (ODMB), Altium, Kicad, etc.
- ❖ Look at it in pdf form

Jean-Marc Combe at CERN
for the ODMB

4. PCB fabrication


- ❖ Fabrication of bare Printed Circuit Board
- ❖ Uses gerber files produced by design software

Pactron in Santa Clara
for the ODMB

5. Assembly


- ❖ Stuffs components on bare PCBs
- ❖ Components defined in Bill Of Materials (BOM) in Excel form

Pactron in Santa Clara
for the ODMB



ODMB schematics overview

$[u \ c \ s \ b]$



9 page .pdf file


Component naming convention

- **IC**: integrated circuit (eg. IC14)
 - **J**: connector (eg. J7)
 - **R**: resistor (eg. R87)
 - **C**: capacitor (eg. C17)
 - **L**: inductor (eg. L5)
 - **QZ**: quartz oscillator (eg. QZ3)
 - **RG**: voltage regulator (eg. RG2)
 - **OT/RX**: optical transceiver (eg. OT1)


Signal naming convention

- **C_**: at the connector (eg. C_VME_ADDR)
 - **PxVy**: voltage level at x.y V (eg. P2V5)
 - **_P**: positive LVDS signal (eg. IPPIB_SM_P)
 - **N**: negative LVDS signal (eg. IPPIB_SM_N)




ODMB layout overview



- ~ 20-page [.pdf file](#)
- ~ Describes all 12 layers of the board
 - Including ground and power planes
- ~ **Mask layer useful to locate components on the board**






Backplane VME connector





- ~ VME connector (J7) is on page 1
- ~ Brings **VME_ADDR** (instruction) and **VME_DATA** signals to **ODMB**
 - These define the VME protocol, together with DTACK, WRITE, VME_AM, BG, AS, IACK, ...
- ~ Also important **VME_GA** (geographical address)
 - Number that indicates which **crate slot** the **board** is plugged into

Voltage level translators




- ~ Level translators ([74ALVC164245DL](#)) transform digital signals to different voltage level
 - **VCCB** and **VCCA** determine the two voltage levels
 - **DIR** determines the direction of the signals
 - **OE** is the Output Enable
 - * Active low → output enabled if grounded, output is high-impedance (Z) if OE is at VCC
- ~ Numerous translators throughout the design


Backplane OTMB/CCB connectors



Layout




Photo





- ~ OTMB/CCB connectors (J9 and J10) are on pages 2 and 3
 - Right next to each other
- ~ From CCB, bring **CMS 40 MHz clock (CLK_P/N)**, **L1 trigger (L1ACC)**, **BX0**, **hard reset (CCB_HARDRST_B)**, calibration (**CCB_CAL**)
- ~ From OTMB, bring **OTMB data (TMB)**, **ALCT data (ALCT)**, **LCTs (RAWLCT)**

DCFEB connector A

Schematics



Layout





Photo

- ~ DCFEB connector A (J3) is on page 7
- ~ Carries **JTAG signals** that control DCFEBs
 - **TCK**: JTAG clock (to the DCFEBs)
 - **TMS**: mode select (to the DCFEBs)
 - **TDI**: data input (to the DCFEBs)
 - **TDO**: data output (from the DCFEBs)
- ~ Also PPIB power (P3V6_PP), BC0, and some DONE


We'll become very familiar with the JTAG protocol once we start doing firmware

DCFEB connector B

Schematics



Layout








Photo

- ~ DCFEB connector B (J5) is on page 7
- ~ Carries **clock and triggers to DCFEBs**
 - CMSCLK: 40 MHz CMS clock
 - L1A: CMS L1 trigger accept
 - L1A_MATCH_n: coincidence between L1A and LCT
 - INJPLS, EXTPLS: commands for calibration pulses
 - RESYNC: DCFEB reset
 - DONE: DCFEB FPGA ready signal




**Swapping
cables A and B
causes short!**

LVDS ↔ CMOS conversion



- ~ We use two standards
 - **LVDS** (low-voltage differential signaling): voltage swing ~ 700 mV
 - **CMOS/TTL**: single ended with respect to ground
- ~ It is **more robust to send LVDS signals through copper cables**
 - Converters before DCFEB connectors



Optical receivers for DCFEBs




- ~ Snap12 optical receiver from DCFEB (RX1) is on page 7
 - Uses MTP12 connector
 - Only 7 of the 12 signals used in practice
- ~ Converts the 3.2 GHz optical signals into copper signals
 - Input: light from DCFEBs
 - Output: **ORX2-nn**, 3.2 GHz copper signals that go to the FPGA

Optical transceivers for DDU/PC


Schematics



Layout



Photo





- ~ Finisar transceivers for DDU/PC (RX1) are on page 7
 - Each transceiver has one TX and one RX
 - Uses LC connector
- ~ Convert the 1.6/1.25 GHz optical signals into copper signals
 - In normal operation, we only use TX (GL0_TX) to DDU
 - * RX could be used to tell the *ODMB* to stop sending data to DDU because buffers full
 - TX to PC is for debugging, and possibly monitoring





Virtex-6 FPGA

PROM D<15..0>



Schematics



Layout



Photo

- Virtex-6 FGPA (IC33) is on pages 4, 5, and 6
 - It is the heart of the *ODMB*
 - Handles logic, memory, and high-speed serializers/deserializers for optical transmission
 - Also system monitoring (voltages, currents, temperatures)
 - Main cost driver at ~\$800 per FPGA

Virtex-6 FPGA GTX



**80/125 MHz oscillators
for DDU/PC
transmission**

- ~ The **optical banks** of the **Virtex-6 FPGA** are called **GTX**
 - Specific implementation of Multi-Gigabit Transceivers (**MGT**)
- ~ High-speed signals serialized ($16 \rightarrow 1$) or deserialized ($1 \rightarrow 16$)
 - **ORX2-nn:** 12 signals coming from Snap12 RX (DCFEBs) at 3.2 GHz
 - **GL0_RX/TX:** signal coming from/to Finisar RX/TX (DDU) at 1.6 GHz
 - **GL1_RX/TX:** signal coming from/to Finisar RX/TX (PC) at 1.25 GHz
- ~ **Clocks can only be distributed one bank over**
 - eg. **GL0_CLK** on bank 113 can only reach banks 112, 113, and 114