



Lecture #5: VME devices in ODMB firmware

Manuel Franco Sevilla UC Santa Barbara

<u>19th June 2018</u>

Richman group meeting









Outline



1. Device 1: CFEBJTAG

✓ Detailed description because new features are needed

2. Device 2: ODMBJTAG

✓ Brief overview

3. Device 3: VMEMON

✓ Brief overview

4. Device 4: CONFREGS

✓ Detailed but incomplete description







VME devices

Overview of VME devices





VME devices in *ODMB* firmware

Manuel Franco Sevilla



~ <u>Device 1</u> (cfebjtag.vhd): DCFEB JTAG

\sim <u>Device 2</u> (odmbjtag.vhd): ODMB JTAG

→ JTAG communication with own FPGA on ODMB

\sim <u>Device 3</u> (vmemon . vhd): ODMB/DCFEB control

→ Registers that allow experts to send resets and pulses, set multiplexers for dummy/real data,

\sim <u>Device 4</u> (vmeconfregs.vhd): Configuration registers

~ <u>Device 5</u> (testfifos.vhd): Test FIFOs

Debug memories that store the last data received/sent from/to DCFEBs, DDU, PC

~ <u>Device 6</u> (bpi_port): BPI Interface

Commands to read/write to the PROM (flash memory with configuration and parameters)

~ <u>Device 7</u> (system mon.vhd): ODMB monitoring

Reports voltages and temperatures on the board

\sim <u>Device 8</u> (lvdbmon.vhd): Low voltage monitoring

Commands to control and read the LVMB7 mezzanine card on the LVDB7

~ <u>Device 9</u> (system test.vhd): System tests

→ High statistics tests for production quality control

Slide 4



Device 1: DCFEB JTAG

~ Handles JTAG communication with DCFEBs

Read/write registers, send commands





"Y" refers to the number of bits to be shifted minus 1

Instruction		Description
W	1400	Shift Data; no TMS header; no TMS tailer
W	1Y04	Shift Data with TMS header only
W	1Y08	Shift Data with TMS tailer only
W	1Y0C	Shift Data with TMS header & TMS tailer
R	1014	Read TDO register
W	1018	Resets JTAG protocol to IDLE state (data sent with this command is disregarded)
W	1Y1C	Shift Instruction register
W	1020	Select DCFEB, one bit per DCFEB
R	1024	Read which DCFEB is selected

Example: Read DCFEB UserCode

DCFEB registers are set and read via JTAG. The following procedure reads the 32-bit USERID of DCFEB 3:

W	1020	4	Select DCFEB 3 (one bit per DCFEB)
W	191c	3C8	Set instruction register to 3C8 (read UserCode)
W	1F04	0	Shift 16 lower bits
R	1014	0	Read last 16 shifted bits (DBDB)
W	1F08	0	Shift 16 upper bits
R	1014	0	Read last 16 shifted bits (XYZK)









Device 1: features needed

∼ Handles JTAG communication with DCFEBs

Read/write registers, send commands



W

W

W W

W

W

Manuel Franco Sevilla



"Y" refers to the number of bits to be shifted minus 1

Instruction		Description
W	1400	Shift Data; no TMS header; no TMS tailer
W	1Y04	Shift Data with TMS header only
W	1Y08	Shift Data with TMS tailer only
W	1Y0C	Shift Data with TMS header & TMS tailer
R	1014	Read TDO register
W	1018	Resets JTAG protocol to IDLE state (data sent with this command is disregarded)
W	1Y1C	Shift Instruction register
W	1020	Select DCFEB, one bit per DCFEB
R	1024	Read which DCFEB is selected

~ Two features to be added

1Y30	Shift Instruction; no TMS header; no TMS tailer	ne flexibility for sh
1Y34	Shift Instruction with TMS header only	ruction register as
1Y38	Shift Instruction with TMS tailer only	data register
1Y3C	Shift Instruction with TMS header & TMS tailer	
1Y48	Shift Instruction; no TMS header; special TMS tailer to go directly to data	Ability to go fr
1Y4C	Shift Instruction with TMS header; special TMS tailer to go directly to data	to "Soloot DP









Device 1: Example, data shift







"Y" refers to the number of bits to be shifted

Instruction		Description
W	1Y00	Shift Data; no TMS header; no TMS tailer
W	1Y04	Shift Data with TMS header only
W	1Y08	Shift Data with TMS tailer only
W	1Y0C	Shift Data with TMS header & TMS tailer

\sim Sending data with 0x1B0C (12 bits shift)







cfebjtag. vhd code

~ This device is very important, but code is somewhat difficult to follow

- → Written before my time, directly translated from DMB schematics using sequential logic
- Updated it to concurrent logic, but no time to change Latches_Flipflops to the official unisim components

use work.Latches_Flipflops.all;

FDCE(D, C, CE, CLR, Q);

Only used i cfebjtag.v odmbjtag.v odmb ctrl.

→ Lots of confusing code, such as the instruction decoder

READCFEB <= '1' when (CMDDEV = "11001") RSTJTAG <= '1' when (CMDDEV = "10110") Easier to read instruction when translated to hex	<pre>DATASHFT <= '1' when (CMDDEV(4 downto 2) = "100") else INSTSHFT <= '1' when (CMDDEV = "10111") READTD0 <= '1' when (CMDDEV = "10101") SELCFEB <= '1' when (CMDDEV = "11000") READCFEB <= '1' when (CMDDEV = "11001") else RSTJTAG <= '1' when (CMDDEV = "10110")</pre>	lse '0'; lse '0'; lse '0'; lse '0'; lse '0';	$\begin{aligned} \text{INSTSHFT} &<= \text{'1' when (DEVICE = '1' and CMDDEV(7 downto 4) = x"0")} \\ \text{INSTSHFT} &<= '1' when (DEVICE = '1' and CMDDEV(7 downto 0) = x"1C")} \\ \text{READTDO} &<= '1' when (DEVICE = '1' and CMDDEV(7 downto 0) = x"14")} \\ \text{RSTJTAG} &<= '1' when (DEVICE = '1' and CMDDEV(7 downto 0) = x"18")} \\ \text{Easier to read instruction when translated to hex} \end{aligned}$
--	---	--	---



in 7hd,	<pre>library unisim; use unisim.vcomponents.all; EDCE ex : EDCE port map(0, C, CE, CLR, D);</pre>
vhd, vhd	Note the different ordering of the ports!

Other modules









cfebjtag.vhd code: TCK generation

Up to 7 DCFEBs are selected with instruction 0x1020.

This instruction generates SELCFEB

Instr	ruction			
W	1020		Select	
R	1024		Read	which
(OMMAN	ND	DECO	DER
CMDH	IGH	<=	'1'	whe
CMDD)EV	<=	CMD	HIGH
DATA	SHFT	<=	'1'	whe
INST	SHFT	<=	'1'	whe

'1'

<= '1'

READTDO

SELCFEB

Description

EB, one bit per DCFEB

DCFEB is selected

```
en (DEVICE = '1' and COMMAND(5) = '0' and COMMAND(4) = '0') else '0';
    & COMMAND(3) & COMMAND(2) & COMMAND(1) & COMMAND(0);
                                                                else '0':
   en (CMDDEV(4 downto 2) = "100")
when (CMDDEV = "10111")
                                                                else '0';
when (CMDDEV = "10101")
                                                                else '0';
                                                                else '0';
when (CMDDEV = "11000")
```



Slide 9





cfebjtag.vhd code: TCK generation

Up to 7 DCFEBs are selected with instruction 0x1020.

This instruction generates SELCFEB

ENABLE is a clock twice as slow as SLOWCLK



SELFEB is a **7 bit signal** loaded **from INDATA** that indicates which DCFEBs are selected.

The "and" of SELFEB and ENABLE generates TCK

]	Inst	ruction	
	W	1020	Select DCF
	R	1024	Read which







Description

EB, one bit per DCFEB

DCFEB is selected

```
<= '1' when (DEVICE = '1' and COMMAND(5) = '0' and COMMAND(4) = '0') else '0';
         <= CMDHIGH & COMMAND(3) & COMMAND(2) & COMMAND(1) & COMMAND(0);
                                                                                else '0':
DATASHFT \leq 1' when (CMDDEV(4 downto 2) = "100")
INSTSHFT \leq 1' when (CMDDEV = "10111")
                                                                                else '0';
                                                                               else '0':
READTDO \leq 1' when (CMDDEV = "10101")
SELCFEB <= '1' when (CMDDEV = "11000")
                                                                                else '0';
```

```
CE_ENABLE <= '1' when (RESETJTAG = '1' or BUSY = '1') else '0';
FDCE(D_ENABLE, SLOWCLK, CE_ENABLE, RST, ENABLE);
```

```
FDPE(INDATA(0), STROBE, SELCFEB, rst_init, SELFEB(1));
FDPE(INDATA(1), STROBE, SELCFEB, rst_init, SELFEB(2));
FDPE(INDATA(2), STROBE, SELCFEB, rst_init, SELFEB(3));
FDPE(INDATA(3), STROBE, SELCFEB, rst_init, SELFEB(4));
FDPE(INDATA(4), STROBE, SELCFEB, rst_init, SELFEB(5));
FDPE(INDATA(5), STROBE, SELCFEB, rst_init, SELFEB(6));
FDPE(INDATA(6), STROBE, SELCFEB, rst_init, SELFEB(7));
```

-			
	Generate TCK		
	$TCK(1) \ll SELFEB(1)$	and	EN
	$TCK(2) \ll SELFEB(2)$	and	EN
	$TCK(3) \ll SELFEB(3)$	and	EN
	$TCK(4) \ll SELFEB(4)$	and	EN
	$TCK(5) \ll SELFEB(5)$	and	EN
	$TCK(6) \ll SELFEB(6)$	and	EN
	$TCK(7) \ll SELFEB(7)$	and	EN









cfebjtag. vhd code: data header

"Y" refers to the number of bits to be shifted

Instruction		Description
W	1Y00	Shift Data; no TMS header; no TMS tailer
W	1Y04	Shift Data with TMS header only
W	1Y08	Shift Data with TMS tailer only
W	1Y0C	Shift Data with TMS header & TMS tailer

-- COMMAND DECODER

-- generate DHEADEN

--- Generate SHDHEAD

-- Generate TMS when SHDHEAD=1 CE_SHDHEAD_TMS <= '1'



DATASHFT: initiates all data shift instructions

DHEADEN: Data Header Enable generated by DATASHFT

SHDHEAD: Shift Data Header generated by DHEADEN

TMS: flip-flops send "00100" started by SHDHEAD. FDCE reset to 0 and FDPE preset to 1

DONEDHEAD: Done Data Header. High after 5 clock cycles when the header is finished

Manuel Franco Sevilla



```
DATASHFT <= '1' when (CMDDEV(4 downto 2) = "100") else '0';
C_DHEADEN <= '1' when (STROBE = '1' and BUSY = '0') else '0';
CLR_DHEADEN <= '1' when (RST = '1' or DONEDHEAD = '1') else '0';
FDCE(COMMAND(0), C_DHEADEN, DATASHFT, CLR DHEADEN, DHEADEN);
SHDHEAD <= '1' when (BUSY = '1' and DHEADEN = '1') else '0';
                                   when ((SHDHEAD = '1') and (ENABLE = '1')) else '0';
FDCE(Q5_SHDHEAD_TMS, SLOWCLK, CE_SHDHEAD_TMS, RST, Q1_SHDHEAD_TMS);
FDCE(Q1_SHDHEAD_TMS, SLOWCLK, CE_SHDHEAD_TMS, RST, Q2_SHDHEAD_TMS);
FDPE(Q2_SHDHEAD_TMS, SLOWCLK, CE_SHDHEAD_TMS, RST, Q3_SHDHEAD_TMS);
FDCE(Q3_SHDHEAD_TMS, SLOWCLK, CE_SHDHEAD_TMS, RST, Q4_SHDHEAD_TMS);
FDCE(Q4_SHDHEAD_TMS, SLOWCLK, CE_SHDHEAD_TMS, RST, Q5_SHDHEAD_TMS);
TMS <= Q5_SHDHEAD_TMS when (SHDHEAD = '1') else 'Z';
R_DONEDHEAD <= '1' when (LOAD = '1' or RST = '1' or Q_DONEDHEAD = '1')
                                                                                    else '0';
CB4RE(SLOWCLK, SHDHEAD, R_DONEDHEAD, QV_DONEDHEAD, QV_DONEDHEAD, CE0_DONEDHEAD, TC_DONEDHEAD);
             <= '1' when ((QV_DONEDHEAD(1) = '1') and (QV_DONEDHEAD(3) = '1')) else '0';
```







cfebjtag.vhd code: data shift

LOAD: generated by DATASHFT

BUSY: generated by LOAD

SHDATA: Shifting Data while device busy, header finished, and DONEDATA still not high

TAILEN: enable for the tailer, but it is high from the beginning (LOAD)

DONEDATA: counts backwards with CB4CLED (bidirectional counter) then number of bits specified by COMMAND (9 downto 6) and generates **TMS** (0 while shifting)

-- Generate LOAD D1_LOAD <= DATASHFT or INSTSHFT;</pre> CLR_LOAD <= LOAD or RST; FDC(D1_LOAD, STROBE, CLR_LOAD, Q_LOAD); FDC(D2_LOAD, SLOWCLK, RST, LOAD); -- Generate BUSY FDC(LOAD, SLOWCLK, RST, Q_BUSY); FDC(D_BUSY, SLOWCLK, CLR_BUSY, BUSY); 🦚 -- Generate SHDATA -- Generate TAILEN -- Generate DONEDATA DV_DONEDATA <= COMMAND(9 downto 6); UP_DONEDATA <= '0';



```
D2_LOAD <= '1' when (Q_LOAD = '1' \text{ and } BUSY = '0') else '0';
CLR_BUSY <= '1' when DONEDATA(1) = '1' and TAILEN = '0' or RST = '1' or DONETAIL = '1' else '0';
D_BUSY \ll 1' when Q_BUSY = 1' or BUSY = 1'
SHDATA <= '1' when (BUSY = '1' and DHEADEN = '0' and IHEADEN = '0' and DONEDATA(1) = '0') else '0';
CE_TAILEN <= '1' when (INSTSHFT = '1' or DATASHFT = '1') else '0';
CLR_TAILEN <= '1' when (RST = '1' or DONETAIL = '1')
                                                            else '0';
FDCE(COMMAND(1), LOAD, CE_TAILEN, CLR_TAILEN, TAILEN);
CE_DONEDATA <= '1' when (SHDATA = '1' and ENABLE = '1')
                                                                                   else '0';
CLR_DONEDATA <= '1' when (RST = '1' or DONEDATA(1) = '1' or DONEDATA(0) = '1') else '0';
CB4CLED(SLOWCLK, CE_DONEDATA, CLR_DONEDATA, LOAD, UP_DONEDATA, DV_DONEDATA, QV_DONEDATA,
        QV_DONEDATA, CEO_DONEDATA, TC_DONEDATA);
D_DONEDATA <= '1' when (QV_DONEDATA = "0000" and LOAD = '0')
                                                                                   else '0';
FDCE(D_DONEDATA, SLOWCLK, SHDATA, LOAD, DONEDATA(0));
FDC(DONEDATA(0), SLOWCLK, LOAD, DONEDATA(1));
-- Generate TMS when SHDATA=1
TMS <= (TAILEN and D_DONEDATA) when (SHDATA = '1') else 'Z';</pre>
```















cfebjtag. vhd code: data tailer

SHTAIL: shift tailer, generated by TAILEN and the end of data shifting (DONEDATA (1) = 1)

TMS: flip-flops send "10" started by SHTAIL

DONETAIL: high after two clock cycles of SLOWCLK, but only enabled half of the time due to ENABLE



-- Generate TMS when SHTAIL=1

--- Generate DONETAIL <= QV_DONETAIL(1); DONETAIL <= SLOWCLK; C DONETAIL FD_1(DONETAIL, C_DONETAIL, Q_DONETAIL);

Shifting of instruction registers is very similar to data shifting



```
-- Generate SHTAIL
-- Generate SHTAIL
-- Generate SHTAIL
-- SHTAIL <= '1' when (BUSY = '1' and DONEDATA(1) = '1' and TAILEN = '1') else '0';</pre>
```

```
CE_SHTAIL_TMS <= '1' when ((SHTAIL = '1') and (ENABLE = '1')) else '0';
FDCE(Q2_SHTAIL_TMS, SLOWCLK, CE_SHTAIL_TMS, RST, Q1_SHTAIL_TMS);
FDPE(01_SHTAIL_TMS, SLOWCLK, CE_SHTAIL_TMS, RST, 02_SHTAIL_TMS);
TMS <= 02_SHTAIL_TMS when (SHTAIL = '1') else 'Z';</pre>
```

```
CE_DONETAIL <= '1' when (SHTAIL = '1' and ENABLE = '1') else '0';
CLR_DONETAIL <= '1' when (RST = '1' or Q_DONETAIL = '1') else '0';
CB4CE(SLOWCLK, CE_DONETAIL, CLR_DONETAIL, QV_DONETAIL, QV_DONETAIL, CEO_DONETAIL, TC_DONETAIL);
```

Slide 13



- ~ Similar code to **cfebjtag**. **vhd** but used to talk to the ODMB FPGA
 - Allows to access bank 0 registers like UserCode
 - → Generally not very useful, as the FPGA cannot program itself
 - * Programming only from red box or discrete logic



Device 2: ODMB JTAG



"Y" refers to the number of bits to be shifted minus 1

Instruction		Description
W	2400	Shift Data; no TMS header; no TMS tailer
W	2Y04	Shift Data with TMS header only
W	2408	Shift Data with TMS tailer only
W	2Y0C	Shift Data with TMS header & TMS tailer
R	2014	Read TDO register
W	2018	Resets JTAG protocol to IDLE state (data sent with this command is disregarde
W	2Y1C	Shift Instruction register
W	2020	Change polarity of V6_JTAG_SEL

Example: Read ODMB UserCode

Read FPGA UserCode:

W	291C	3C8	Set instruction register to 3C8 (read UserCode)
W	2F04	0	Shift 16 lower bits
R	2014	0	Read last 16 shifted bits (DBDB)
W	2F08	0	Shift 16 upper bits
R	2014	0	Read last 16 shifted bits (XYZK)





 \sim Device that allows experts to control the ODMB and DCFEBs

- Sends resets and pulses
- Set multiplexers for data/triggers
- ➡ Reads counters

Bit specification DCFEB pulses command "₩ 3200"

- DCFEB_PULSE[0] Sends INJPLS signal to all DCFEBs.
- DCFEB_PULSE[1] Sends EXTPLS signal to all DCFEBs.
- DCFEB_PULSE[2] Sends test L1A and L1A_MATCH to non-killed DCFEBs
- DCFEB_PULSE[3] Sends LCT request to OTMB.
- DCFEB_PULSE[4] Sends external trigger request to OTMB.
- DCFEB_PULSE[5] Sends BC0 to all DCFEBs.

Information accessible via command "R 3YZC"

Trigger and packet counters

- ▶ YZ = 3F: Least significant 16 bits of L1A_COUNTER (also MSP in 33AC and LSP in 33BC)
- ▶ YZ = 5F: Least significant 16 bits of L1A_COUNTER (only reset by hard resets, no RESYNCs)
- YZ = 71-77: Number of LCTs for given DCFEB
- YZ = 78: Number of OTMBDAVs (available OTMB packets)
- YZ = 79: Number of ALCTDAVs (available ALCT packets)
- YZ = 21-29: Number of L1A_MATCHes for given DCFEB, OTMB, ALCT
- ▶ YZ = 41-49: Number of packets received for given DCFEB, TMB, or ALCT
- YZ = 4A: Number of packets sent to the DDU
- ▶ YZ = 4B: Number of packets sent to the PC
- ▶ YZ = 51-59: Number of packets shipped to DDU and PC for given DCFEB, TMB, or ALCT
- ▶ YZ = 61-67: Number of data packets received with good CRC for given DCFEB

Calibration pulses and **ODMB**-generated triggers

> ODMB counters (more in the manual)

Manuel Franco Sevilla

Device 3: ODMB/DCFEB control



Instruction		Description	
W/R	3000	0 \rightarrow nominal mode, 1 \rightarrow calibration mode (ODMB generates L1A with every pulse)	
W	3004	ODMB soft reset	
W	3008	ODMB optical reset	
W	3010	Reprograms all DCFEBs	
W	3014	L1A reset and DCFEB RESYNC	
W/R	3020	TP_SEL register (selects which signals are sent to TP31, TP35, TP41, TP45)	
W/R	3024	Number of words in DCFEB packet before autokill. 1024 by default and after each re	
W/R	3100	LOOPBACK: 0 \rightarrow no loopback. 1 or 2 \rightarrow internal loopback	
R	3110	DIFFCTRL (TX voltage swing): $0 \rightarrow \text{minimum} \sim 100 \text{ mV}$, F $\rightarrow \text{maximum} \sim 1100 \text{mV}$	
R	3120	Read DONE bits from DCFEBs (7 bits)	
R	3124	Read if QPLL is locked	
W	3200	Sends pulses to DCFEBs (see below)	
W/R	3300	Data multiplexer: $0 \rightarrow$ real data, $1 \rightarrow$ dummy data	
W/R	3304	Trigger multiplexer: $0 \rightarrow$ external triggers, $1 \rightarrow$ internal triggers	
W/R	3308	LVMB multiplexer: 0 \rightarrow real LVMB, 1 \rightarrow dummy LVMB	
W/R	3400	$0 \rightarrow$ normal, 1 \rightarrow pedestal (L1A_MATCHes sent to DCFEBs for each L1A).	
W/R	3404	0 \rightarrow normal, 1 \rightarrow OTMB data requested for each L1A (requires special OTMB FW)	
W/R	3408	Bit 0 \rightarrow kills L1A. Bits 1-7 \rightarrow kills L1A_MATCHes	
W/R	340C	MASK_PLS: 0 \rightarrow normal, 1 \rightarrow no EXTPLS/INJPLS (for non-pulsed pedestals from C	
R	3YZC	Read ODMB DATA corresponding to selection \mathbf{YZ} (see below)	







	1001	
W/R	<mark>540</mark> 08	CABLE_DLY[0:0] \rightarrow Delays sending L1A[_MATCH], RESYNC, BCO by 25 ns
W/R	400C	ALCT_DLY[5:0] → Set to 11 AZALUTDAN grap lead with "R 3890"
W/R	40 10	INJ_DLY[4:0] - Delay: 12.5*INJ_DLY [ns]
W/R	4014	EXT_DLY[4:0] - Delay: 12.5*EXT_DLY [ns]
W/R	4018	CALLCT_DLY[3:0] - Delay: 25*CALLCT_DLY [ns]
W/R	4019m	KILL[9:1] (ALCT + TMB + 7 DCFEBs).
W/R	4020	CRATEID[6:0]
W/R	40280	sthyinderlaryws, dagederated by Kummy DOFESK, OTMBLand ALCODMB ID, at
	On	woode that was Triple Moduler Dodund
R	4100	Y Read ODMB unique ID (if not set request DCSB to write it)
R	4200re	ateadiropioersofi each register
R	4300 1	coordingenerate buildrupted, the other 2 still win in the vote
R	4400	Read month/day firmware was synthesized
R	4500	Read year firmware was synthesized

Delay diagrams

1. LCT_L1A_DLY, OTMB_DLY, and ALCT_DLY match preLCT, OTMBDAV, and ALCTDAV to L1A, respectively



2. **EXT_DLY/INJ_DLY** set the distance between the CCB signals and the pulses. **CALLCT_DLY** sets the distance between the pulses and the L1A/L1A_MATCHes



iguration registers



an be written and read out from the PROM ODMB

ancy (TMS) or *Triple voting* for radiation hardness

Instruction	Description	
W/R 4000	LCT_L1A_DLY[5:0] → Set to LCT/L1A gap - 100	
W/R 4004	OTMB_DLY[5:0] \rightarrow Set to L1A/OTMBDAV gap read with "R 338C"	
W/R 4008	CABLE_DLY[0:0] \rightarrow Delays sending L1A[_MATCH], RESYNC, BCO by 25 ns	
W/R 400C	ALCT_DLY[5:0] → Set to L1A/ALCTDAV gap read with "R 339C"	
W/R 4010	INJ_DLY[4:0] - Delay: 12.5*INJ_DLY [ns]	
W/R 4014	EXT_DLY[4:0] - Delay: 12.5*EXT_DLY [ns]	
W/R 4018	CALLCT_DLY[3:0] - Delay: 25*CALLCT_DLY [ns]	Configurable
		Icylatera

ODMB delays

L1A_DLY, OTMB_DLY, and ALCT_DL Constant The registers of the constant of the c









vmeconfregs.vhd code: cfg registers

2D array cfg regs contains configuration registers

Each index in cfg_regs corresponds to one configuration register of 16 bits

Manuel Franco Sevilla



Instruction	Description	
W/R 4000	LCT_L1A_DLY[5:0] → Set to LCT/L1A gap - 100	
W/R 4004	OTMB_DLY[5:0] \rightarrow Set to L1A/OTMBDAV gap read with "R 338C"	
W/R 4008	CABLE_DLY[0:0] \rightarrow Delays sending L1A[_MATCH], RESYNC, BCO by 25 ns	
W/R 400C	ALCT_DLY[5:0] \rightarrow Set to L1A/ALCTDAV gap read with "R 339C"	
W/R 4010	INJ_DLY[4:0] - Delay: 12.5*INJ_DLY [ns]	
W/R 4014	EXT_DLY[4:0] - Delay: 12.5*EXT_DLY [ns]	
W/R 4018	CALLCT_DLY[3:0] - Delay: 25*CALLCT_DLY [ns]	

ODMR delays

type cfg_regs_array is array (0 to 15) of std_logic_vector(15 downto 0); signal cfg_regs : cfg_regs_array;

	$\leq cfa reac(0)(5 downto 0);$	0~	
	$\sim crg_regs(v)(s u)$	07	
OTMB_PUSH_DLY	<pre>/ <= to_integer(unsigned(cfg_regs(1)(5 downto 0)));</pre>	0x	
CABLE_DLY	<= to_integer(unsigned'("" & cfg_regs(2)(0)));	0x	
ALCT_PUSH_DLY	<pre>(<= to_integer(unsigned(cfg_regs(3)(5 downto 0)));</pre>	0x	
INJ_DLY	<= cfg_regs(4)(4 downto 0);	0x	
EXT_DLY	<= cfg_regs(5)(4 downto 0);	0x	
CALLCT_DLY	<= cfg_regs(6)(3 downto 0);	0x	
KILL	<= cfg_regs(7)(NFEB+1 downto 0);	0x	
CRATEID	<= cfg_regs(8)(7 downto 0);	0x	
0x4024 reserved for FW version			
NWORDS_DUMMY	<= cfg_regs(10)(15 downto 0);	0x	
BX_DLY	<= to_integer(unsigned(cfg_regs(11)(11 downto 0)));	0×	



4028 (402C





vmeconfregs.vhd code: writing

 Three ways of writing 	cfg_reg_we <= CHA
CHANGE_REG_INDEX: Internal condition in code	vme
 * eg. auto-killed DCFEBs due to fiber errors ⇒ BPI_CFG_UL_PULSE: read from PROM 	cfg_reg_in <= CHA CC_ IND
➡ VME command	
	cfa rea proc • p

```
cfg_reg_proc : process (RST, CLK, cfg_reg_we, cfg_reg_in, cfg_regs)
begin
  for i in 0 to NREGS-1 loop
    for j in 0 to 2 loop
      if (RST = '1') then
        cfg_reg_triple(i)(j) <= cfg_reg_init(i);</pre>
      elsif (rising_edge(CLK) and cfg_reg_we = i and cfg_reg_mask_we(i) = '1') then
        cfg_reg_triple(i)(j) <= cfg_reg_in;</pre>
      else
        cfg_reg_triple(i)(j) <= cfg_regs(i);</pre>
      end if;
    end loop;
  end loop;
end process;
```



ANGE_REG_INDEX when CHANGE_REG_INDEX < NREGS else _CFG_REG_WE when BPI_CFG_UL_PULSE = '1' else e_cfg_reg_we;

ANGE_REG_DATA when CHANGE_REG_INDEX < NREGS else _CFG_REG_IN when BPI_CFG_UL_PULSE = '1' else DATA;







vmeconfregs.vhd code: triple voting

~ Only code that uses **Triple Modular Redundancy** (TMS) or *Triple voting* for radiation hardness

- Creates 3 copies of each register
- → If 1 copy gets corrupted, the other 2 still win in the vote

```
begin
  begin
```

end generate GEN_TRIPLEBITS; end generate GEN_CFG_TRIPLEVOTING;



- GEN_CFG_TRIPLEVOTING : for ind in 0 to NREGS-1 generate
 - GEN_TRIPLEBITS : for ibit in 0 to 15 generate

```
cfg_regs(ind)(ibit) <= (cfg_reg_triple(ind)(0)(ibit) and cfg_reg_triple(ind)(1)(ibit)) or</pre>
                       (cfg_reg_triple(ind)(1)(ibit) and cfg_reg_triple(ind)(2)(ibit)) or
                       (cfg_reg_triple(ind)(2)(ibit) and cfg_reg_triple(ind)(0)(ibit));
```

