

Shunt-LDO Regulator


New Features

15-October-2018

Michael Karagounis

Serial powering for ATLAS and CMS pixel detectors

Shunt-LDO Regulator




SLDO regulator:


- combination of LDO & shunt regulator
- current not dissipated is shunted
- regulator input impedance defined by R_3 and V_{OFS}
- output voltage defined by V_{ref}

SLDO input impedance characteristic reminds


- voltage source with series resistance
- Zenzer diode with series resistance



New SLDO Biasing Scheme



Under Shunt Protection





- overload current situation is considered as undershunt current scenario
 - high load current reduces shunt current
- In undershunt current case V_{ref} is reduced
- minimum voltage defined by current source
 - $V_{min} = 2.3 \mu A \times 150 k\Omega = 350 mV$
- additional injected current ($1-2 \mu A$) can be configured by DAC setting
- At shunt current lower $< 11 mA$ addition current is disabled

Low Power Mode





- During detector assembly tests will be performed without active cooling
- Three approaches are studied
 - high Vofs voltage & low slope
 - Startup circuit for Vofs generator required
 - Power-On Mode detector (Alvaro Pradas)
 - Monitors the input current during power-up and switches to respective power mode
 - AC coupled control signal (Hans Krüger)
 - AC signal applied before power-on
 - rectifier generates supply voltage for a small digital configuration circuit

High Vofs & Low Slope Approach



- Vofs is shifted closer to the reference output voltage
 - With smaller amount of input current a sufficient input voltage level is reached
 - Increasing the input current the nominal operating point is reached at higher voltage drop

Vofs Startup Circuit



TO DO LIST

- finalize startup-circuit for high-Vofs & low slope approach
- implement Power-On detector
- study potential AC coupling implementation
- Verification tasks
 - monte-carlo start-up circuit of parallel chips
 - introduction of Radiation Models into Verification Plan
 - 100mA simulation for low power mode drop-out requirement
- Implementation Tasks
 - Vin Monitoring Resisors Change Ratio 1:4
 - shunt load current monitoring circuit
- Voltage-clamp