


Module issues related to SP: CMS

Malte Backhaus, CMS phase 2 IT module WG

Outline


- CMS pixel detector parts
 - and consequences for module SP
 - Module HDI design
- Simulations of HDI
- Barrel HDI prototype
 - Results
 - Further plans
- Barrel thermal simulations
- Summary




- TBPX** – central barrel → 1x2 and 2x2 chip modules
TFPX – forward discs → 1x2 and 2x2 chip modules
TEPX – very forward discs → only 2x2 chip modules

Module dimensions

1x2 module





2x2 module



Installation and overall geometry

- Installation from both detector sides
→ merging region in center of detector
- TBPX and TFPX services integrated on TFPX tube (baseline)
→ One structure for installation
- TEPX independent of TBPX/TFPX
- Module constraints from geometry:
 - Ladders in TBPX vs. dees in TFPX and TEPX
 - Both faces of TBPX ladders loaded with modules
 - no possibilities for service routing on back-side / access to module
 - Supply current needs to be routed directly from module to module
 - In on one side, out on the other side
 - Current needs to return also from module to module on the module
 - In on one side, out on the other side
 - TFPX and TEPX: current entries and exits module at the same side



Module design in TFPX and TEPX


TFPX

- Current routing from module to module under study
 - Aluminium pigtail soldering under investigation
 - Working on definition of a base-line idea

TEPX



- Investigating large flex-print (or PCB) for supply current routing, HV distribution, and signal routing
- All connections to services via “pigtail” on module HDI which plugs into a connector on the large flex-print

→ HDI prototype to be designed soon (PSI/UZH)




Module design in TBPX


- Both faces loaded with modules
 - no possibilities for service routing on back-side / access to module
- Need to route supply current and return current on ladder front-side from module to module
 - challenging connection
 - high current density
 - need one “power-in” and one “power-out” connection on each side of the module
 - signal cable connection independent from power connection
- Keep quick replace/repair option
 - Replacement without damage to structure or neighbouring modules
 - Avoid permanent glueing of modules to support if possible



Connection to chains in barrel



Connection to chains in barrel




HDI Requirements

- Clearance driven by wire-bond pad frame
 - Single row, no fanout, >50um wide pads
 - ROC: 100um pitch
 - Chose 60um wide pads with 40um clearance
 - 10um copper thickness and ENIG/ENEPIG gold-plating possible with larger clearance
- High voltage design
 - More challenging due to distribution from module to module
 - Lines with large clearances etc.
- Supply current distribution
 - Up to 8A in I_{in} and also I_{ret} on final modules, ~1/2 on RD53 modules (on ~1/2 area)
 - Low as possible resistance difference between chips in parallel
 - Need a plane on stable potential for shielding + return current routing on the module (TBPX)
 - Use Bottom Layer as “local module GND” plane
 - Use Top Layer as I_{in} plane
 - Use middle plane for return current routing
- Radiation tolerance
 - Activation
 - Glue delamination
 - To be validated


TBPX HDI layer stack

- Two major challenges:
 - Impedance and DC-resistance of eLink routing
 - Power dissipation in supply current and return current routing (of serial powering chain)
- Use a solid copper plane for return current routing
 - „closest possibility to a GND plane“
 - improved power dissipation of return current
 - crossing of signal lines (down-link) on bottom plane, still solid copper plane shielding the eLinks
- Input current to chips on top layer plane
- Output current (input to next module) on bottom plane




RD53A TBPX HDI design

HDI alignment holes




HDI design



HDI alignment holes

TBPX 2x2 RD52A HDI



- Received 100 HDI prototypes
- Did optical inspection, good first impression
- Started syst. measurements

Test of HDI before module construction


Tests to be done immediately:

- High voltage - done
- Supply current - now
- Wire bond strengths – this week
- SMD component loading - done
- Accelerated ageing / stress test
- Design validation with Chips
→ digital modules


After:

- Wire bond encapsulation
- Flex irradiation → delamination
- SMD component irradiation
- Spark protection


HDI wire bond test




HDI high voltage test




Wire bond test PCB



HDI with adapter PCB




High voltage test: IV curves on bare HDI




- No problem observed up to 1kV

High voltage test: switch on/off on bare HDIs



- No problem observed up to 1kV

High voltage test after thermal stress





[G. Vagli, V. Perovic]

- No problem observed up to 1kV
- Outlier sample recovered after thermal stress
→ probably due to humidity baked-out of circuitry

Current distribution and power consumption



- Shorted “chip in” and chip”out” pads on one HDI sample
- Shorted also power-out connector
- Measure temperature with increasing current pushed through HDI
- $\Delta V_{in-out} = 100 \text{ mV}$
 → power consumption on HDI smaller than $\sim 600 \text{ mW}$
 → see simulations on next slides



ITAINNOVA HDI simulations





- Software used: Ansys HFSS & SiWave
- Simulation model configuration and results still ongoing
 - High frequency lines impedances (common and differential)
 - Transient response, eye diagram, etc.
 - Traces and planes parasitic elements calculation (R, L, C)
 - Preliminary impedance results seems very similar to theoretical values:



ITAINNOVA HDI simulations

- HDI Current distribution analysis:
 - Hot spots, unbalancings, etc.
- HDI layers power dissipation
- **PRELIMINARY RESULTS FOR $I_{in} = 5A$** →
- **CHIP current sharing depending on SLDO slope configuration $I_{in} = 5A$**





CMS Phase 2
INFN Perugia – UNIPG Department of Engineering




Introduction to TBPX thermal simulation

- Thermal simulations are performed on TBPX with thermal runaway effect of pixel sensor.
- Special focus on influence of serial powering
- TBPX Layer 1 is most critical and has been deeply studied to check the requirements. The thermal analysis of layer 1 module has been performed with the last geometry and it is complete of:
 - **Power generation of HDI (uniformly distributed)**
 - **Power generation of ROCs with nominal case**
 - **Power generation of ROCs with chip failure cases**
 - **Thermal Runaway of pixel sensor**
- Further sensitivity analysis on the interfaces have been performed on Layer 1 to explore possible solutions to improve the margin from the thermal runaway of the module.
- Layer 2, 3, and 4 do not show particular issues. Concentrate on TBPX Layer one here

15/10/2018

Thermal conductivities



HDI – 200 μm - Kapton
 $\lambda = 0.3 \text{ W/mK}$

Pixel Sensor – 150 μm – Silicon
 $\lambda = 148 \text{ W/mK}$

PROC – 100 μm - Silicon
 $\lambda = 148 \text{ W/mK}$

Module rails – 200 μm - Alumina nitride
 $\lambda = 200 \text{ W/mK}$

High conductivity carbon fiber – 0.5 mm
 $\lambda_{xz} = 250 \text{ W/mK} - \lambda_y = 1.5 \text{ W/mK}$

Housing pipe

- TPG – $\lambda_{xz} = 1000 \text{ W/mK} - \lambda_y = 6 \text{ W/mK}$
- Aluminum carbon fiber - $\lambda_{xz} = 230 \text{ W/mK} - \lambda_y = 120 \text{ W/mK}$



Interfaces

- **Epoxy glue** – 50 μm
 $\lambda = 0.5 \text{ W/mK}$
- **Thermal grease** - 50 μm
 $\lambda = 6 \text{ W/mK}$

Thermal grease – 100 μm
 $\lambda = 6 \text{ W/mK}$





High conductivity glue – 50 μm
 $\lambda = 3 \text{ W/mK}$

High conductivity glue – 150 μm
 $\lambda = 3 \text{ W/mK}$

Pipe – Stainless steel
O.D. 1.8 mm - I.D. 1.6 mm
 $\lambda = 15 \text{ W/mK}$



Geometric models - Layer 1





Layer 1 results – Nominal case
Total luminosity

HDI
0.570 Watt uniformly distributed

ROCs
Nominal case, both chips

Array – 1.44 W

Edge – 1.36 W

Total – 2.80 W

Pixel sensor – Thermal runaway

$$P(T)_{sensor} \propto P_0 \frac{T^2}{T_0^2} \exp\left[-\frac{\Delta E}{2k_b} \left(\frac{1}{T} - \frac{1}{T_0}\right)\right]$$


$$P_0 = 1.101 \text{ W}$$

$$T_0 = -20 \text{ }^\circ\text{C}$$

Conditions inside cooling pipe (CO₂):

Heat transfer coefficient – 7,000 W/m²K

T_{co2} – variable to explore the thermal runaway



Layer 1 results – Chip failure cases
Total luminosity


HDI
0.570 Watt uniformly distributed

Pixel sensor – Thermal runaway

$$P(T)_{sensor} \propto P_0 \frac{T^2}{T_0^2} \exp \left[-\frac{\Delta E}{2k_b} \left(\frac{1}{T} - \frac{1}{T_0} \right) \right]$$

$P_0 = 1.101 \text{ W}$
 $T_0 = -20 \text{ }^\circ\text{C}$


ROCs
The failing Chip is without power and working chip has the power distributed as shown in the scheme.



Conditions inside cooling pipe (CO₂):

Heat transfer coefficient – 7,000 W/m²K

T_{CO₂} – variable to explore the thermal runaway





Total – 6.70 W

15/10/2018




28

Layer 2, 3/4 results – Geometrical model

Layer 2



Layer 3/4




Layer 2, 3/4 results – Nominal case


Total luminosity

First simulations performed on old geometry. No power generation of HDI.

Anyway the margin between design temperature and thermal runaway is very wide.



Layer 2



Layer 3/4

Summary

- Different geometrical constraints in disc and ladder structures
→ dedicated module connectivity for TBPX, TEPX, and TFPX
- Started HDI and module prototyping with focus on TBPX
 - Prototype for 2x2 RD53A modules in hand and under test
→ First results very promising, operation with chips planned for this week
 - HDI layout simulated, comparison with measurements started
- Performing thermal simulations including SP related issues, esp.
 - HDI power consumption
 - Variety of chip failure modes (increase of module power consumption)

→ TBPX L2-4 with good margin to thermal runaway, also in failure modes.
Simulations with more details planned
→ Hot spots on HDI etc.

→ TBPX Layer 1 (most demanding) ok in normal operation and in most failure modes

→ In worst case failure scenario on TBPX Layer 1 further improvements are needed
→ Sensitivity analysis for optimization of interfaces started, improvements are possible.