

# Joint RD53A Serial Power Tests at CERN

ANTONIO CASSESE, MATTHIAS HAMER, FLORIAN HINTERKEUSER, DOMINIK KOUKOLA, SUSANNE KUEHN,  
LINGXIN MENG, STELLA ORFANELLI, BRANISLAV RISTIC, DANIELE RUINI



<https://indico.cern.ch/event/755140/>

# Outline

---

- Introduction & test setup
- Measurements
  - Voltage drops on modules
  - Power up and current sharing
  - HV distribution
  - Operation of chain (threshold scans)
- Conclusion and takeaways

# Introduction



- Joint RD53A Serial Power Test among ATLAS and CMS institutes at CERN (Oct 1-5 2018)
- Goal to get first experience operating long chain of RD53A chips
- And start systematic serial power chain tests with RD53A chips

# Single chip configuration and pre-measurements

- All chips configured the same:


- Slope resistors  $R_{ext} = 806 \text{ Ohm}$
- Offset resistors  $R_{iofs} = 250 \text{ kOhm}$  ( $\Rightarrow V_{ofs} \approx 1 \text{ V}$ )

$$V_{IN_{chip}} \approx 1.4 \text{ V @ } 1 \text{ A}$$

(RD53A max current consumption  $\approx 1 \text{ A}$ )

- Applied VREFA-Bandgap hack for better communication
- Remove DC coupling resistors (if mounted)
  - Shield, GND and sensing connections through DisplayPorts

- Measured minimum chip input current to start up bandgaps for each chip:
  - Some bandgaps need more current (voltage) to „start-up“




$\Rightarrow$  Drives the minimum current that has to be put into whole chain in the beginning

- Note RD53A max total current  $\approx 1 \text{ A}$ 
  - $\Rightarrow$  Some BGP's need much more


# Long chain of 16 SCC

- Tests with 16 chips:
  - 8 with various planar sensors
  - 8 bare chips
- Gradually increased number of chips in chain to 16
- Ultimately tested three constellations:


a) 16x1  
16x “Single-chip-modules”



b) 8x2  
8x “Double-chip-modules”



c) 4x4  
4x “Quad-chip-modules”




# Readout systems

- 4 BDAQ53 readout systems:
  - 2x BDAQ boards
  - 2x KC705 boards + CERN FMC + Ohio FMC } 4 readout + up to 18 cmd/clk



- Only 1 readout per board supported so far => bottle neck for some measurements
- CMD/CLK fanout: Commands are mirrored => 1 command stream per board

- Example of a 8x1 chain setup:
  - Different LV supplies used
  - Keithley Sourcemeters for HV





# Test setup - Mechanics



- Two mechanical structures designed by Bane
- Each can hold 8 SCCs
- Molex to banana adaptation for low voltage  
=> Easily changeable between single/serial/parallel chain operation
- Cooling via heatsinks



# Voltage drops on modules – IV curves

---

- Instruments
    - 8 Keithley Sourcemeters / Multimeters
    - 1 Keithley 2230G LV Power supply
  - For each setup
    - Increase current to chain
    - Measure Voltage drop on SCC (Chip VIN)
      - Measurement point = input jumper against PCB GND
- => Not closest point to chip: Trace impedance mismatches between chips possible




# IV curves for 16x1




- Sharp jumps up in VIN-curve are start-ups of bandgap voltages => expected differences
- One bad behaving chip => different slope, and fluctuations in the beginning  
=> After checking analog regulator is bad (more in backup)
- Slope and offset extraction ongoing

# IV curves for 16x1: Ramp up and ramp down





**→**  
**Ramp up**





**←**  
**Ramp down**

- For comparison adding ramp down => after bandgaps started IV curve is much smoother

# IV curves for 16x1: Power supply voltage





# IV curves for 8x2



- Measured one  $V_{IN}$  per two chips on same level in chain
- IV curve is smoother, jumps are closer together:
  - Parallel operation works in favor of “late” Vofs bandgaps
  - (No effect on “late” Vref bandgaps)

# IV curves for 4x4



- Measured two VIN per four chips on same level in chain
- Reached PS voltage limitation (6V) at 4A
- Small differences between VINs on the same level:
  - Combination of current sharing variations or current path impedance mismatch



# Power and current sharing

---

- Instruments
  - Lecroy HDO6104 Oscilloscope with 4 current probes
  - 1 TTI PL303QMD power supply
- Fast power up with power supply
  - Measured each chip lin for 8x2 and 4x4 chain constellation
  - Not all SCCs had reduced filter capacitors for chip VOUT and VIN
    - => Repeat measurements with reduced / minimum capacitors





# Start up of 8x2 chain



- Observed oscillations in some chip pairs
  - Seen  $\sim 175\text{kHz}$  and  $\sim 375\text{kHz}$
- Does not propagate down the chain
- To be investigated more

# HV Distribution schemes

- Tested different HV distribution schemes with 8-module-chain
  - Module positions 2,3 and 4 exposed to ambient light
  - Common HV line with dedicated return
  - Common HV line with common return
  - 2 HV lines with common return
  - 2x4 and 4x2 common HV lines
- For each setup measure
  - Voltage drop over sensor
  - „Incoming“ and „outgoing“ leakage current using bias resistors (100k) on SCC
  - Using different „off-mode“ of HV power supply (high-ohmic & short)



# HV Distribution schemes – Common HV

---

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -9.5               | -3          | 0            |
| 2            | 201 | -8.1               | -49         | 0            |
| 3            | 196 | -6.6               | -44         | 0            |
| 4            | 198 | -5.2               | -58         | 0            |
| 5            | 282 | -3.7               | -1.6        | 0            |
| 6            | 313 | -2.25              | -1.7        | 0            |
| 7            | 284 | -0.76              | -2          | 0            |
| 8            | 308 | <b>0.73</b>        | <b>162</b>  | 0.6          |

High-ohmic off mode

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -9.8               | -2.7        | 0            |
| 2            | 201 | -8.4               | -49         | 0            |
| 3            | 196 | -7                 | -42         | 0            |
| 4            | 198 | -5.6               | -59         | 0            |
| 5            | 282 | -4.15              | -1.4        | 0            |
| 6            | 313 | -2.72              | -1.5        | 0            |
| 7            | 284 | -1.304             | -1.9        | 0            |
| 8            | 308 | 0.04               | -1.2        | 158.7        |

Low-ohmic off mode

# HV Distribution schemes – 2HV lines

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -3.89              | -2.1        | 0            |
| 2            | 201 | -2.56              | -44         | 0            |
| 3            | 196 | -1.17              | -37         | 0            |
| 4            | 198 | <b>0.253</b>       | <b>85</b>   | 0.5          |
| 5            | 282 | -3.77              | -1.3        | 0            |
| 6            | 313 | -2.37              | -1.5        | 0            |
| 7            | 284 | -0.94              | -1.8        | 0            |
| 8            | 308 | <b>0.445</b>       | <b>4.7</b>  | 0.6          |

High-ohmic off mode

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -4.15              | -2.3        | 0            |
| 2            | 201 | -2.71              | -43         | 0            |
| 3            | 196 | -1.32              | -35         | 0            |
| 4            | 198 | 0.63               | -46         | 126          |
| 5            | 282 | -4.29              | -1.5        | 0            |
| 6            | 313 | -2.88              | -1.7        | 0            |
| 7            | 284 | -1.43              | -2.2        | 0            |
| 8            | 308 | 0.02               | -1.3        | 6.7          |

Low-ohmic off mode

# HV Distribution schemes – 4 HV lines

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -1.36              | -1.2        | 0            |
| 2            | 201 | 0.09               | -3.4        | 5.1          |
| 3            | 196 | -1.27              | -26         | 0            |
| 4            | 198 | <b>0.179</b>       | <b>24</b>   | 0.7          |
| 5            | 282 | -0.98              | -0.9        | 0            |
| 6            | 313 | <b>0.454</b>       | <b>0.7</b>  | 0.7          |
| 7            | 284 | -1.02              | -2          | 0            |
| 8            | 308 | <b>0.466</b>       | <b>1.6</b>  | 0.5          |

High-ohmic off mode

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -1.4               | -1.3        | 0            |
| 2            | 201 | 0.03               | -16         | 19           |
| 3            | 196 | -1.36              | -27         | 0            |
| 4            | 198 | 0.04               | -16         | 41           |
| 5            | 282 | -1.42              | -0.9        | 0            |
| 6            | 313 | 0.01               | -1.1        | 2.6          |
| 7            | 284 | -1.47              | -2.2        | 0            |
| 8            | 308 | 0.001              | -1.3        | 3.5          |

Low-ohmic off mode

# HV Distribution schemes – 2 HV lines with common return

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -4.1               | -2.4        | 0            |
| 2            | 201 | -2.67              | -39         | 0            |
| 3            | 196 | -1.25              | -35         | 0            |
| 4            | 198 | <b>0.21</b>        | <b>70</b>   | 0            |
| 5            | 282 | -3.92              | -1.6        | 0            |
| 6            | 313 | -2.46              | -1.9        | 0            |
| 7            | 284 | -0.99              | -2          | 0            |
| 8            | 308 | <b>0.49</b>        | <b>5.1</b>  | 5.6          |

High-ohmic off mode

| Pos in chain | SCC | Sensor voltage [V] | V(lin) [mV] | V(lout) [mV] |
|--------------|-----|--------------------|-------------|--------------|
| 1            | 281 | -10.1              | -3          | 0            |
| 2            | 201 | -8.7               | -42         | 0            |
| 3            | 196 | -7.2               | -38         | 0            |
| 4            | 198 | -5.8               | -39         | 0            |
| 5            | 282 | -4.3               | -1.7        | 0            |
| 6            | 313 | -2.8               | -2          | 0            |
| 7            | 284 | -1.3               | -2.1        | 0            |
| 8            | 308 | 0.03               | -1.1        | 155          |

Low-ohmic off mode



# HV Distribution schemes

---

General behaviour as expected

- Current loop through last module in HV line for high ohmic off-mode
  - If local GND shifted enough!
- All leakage current returned normally for low-ohmic off-mode
- No significant difference between different HV schemes observed
- Exposed 8th module in Common HV setup to current loop (forward bias) over night
  - Needed power cycling in the morning ( $V_{DDD}$  &  $V_{DDA} < 1V$ ), alive afterwards
  - Unfortunately did not check the other modules
  - Repeat measurement

# Threshold scans and FE tuning

---

- Comparison of FE performance in different setups with three modules
  - Chain of single chips (8x1, 16x1), double chips (8x2), quad chips (4x4)
- Compare achievable threshold & noise levels
  - In each setup: retune FE with new configuration, store configuration (& masks)
  - Threshold scan for all stored configurations
  - Only for linear FE
- No significant deviation in achievable threshold / noise levels evident
  - More measurements to understand better

# Conclusion and takeaways

---

- Good first experience with long chains
- Could test all relevant serial power chain constellations and HV schemes with 16 chips
- Limited by readout
  - Cmd/clock fanout possible, but currently only 1 readout / 1 fpga board
  - Hard to validate and monitor that chip receives cmd/clock if not read out


## Outlook

- Add modifications and improve DAQ
  - Simultaneous scans with all chips
- Minimum shunt headroom studies
- Noise studies
  - Make chips in chain noisy and monitor others


# Backup

# IV curves – The bad chip

Analog regulator (Independent)



Digital regulator (Independent)



- Strange behavior of analog regulator
- Explains behavior seen in chain


# HV Distribution schemes

---

- Lesson learnt from the ITk Outer Barrel Demonstrator
  - 7 FE-I4b Quad modules in serial powering chain
  - 2 HV lines with common returns: HV\_modules 1-4 & HV\_modules 5-7
  - ISEG HV power supply, high ohmic off mode
- If FE supply voltage (LV) is switched on & HV is switched off:
  - Small sensor bias due to different GND levels in serial powering chain
  - Leakage current does not return through high-ohmic PSU, but through current loop in last module in HV line (causing forward bias)
  - Could be avoided by using a low-ohmic off-mode for the HV




# HV Distribution schemes




| VDCS [V] | LV [V] | RHV [Ohms] | VHV57 [V] | VHV14 [V] |
|----------|--------|------------|-----------|-----------|
| 20,0     | 0,0    | 6,8M       | 0,0064    | 0,032     |
| 20,0     | 12,9   | 6,8M       | 7,0000    | 0,336     |
| 20,0     | 0,0    | 10k        | 0,0005    | 0,0058    |
| 20,0     | 12,9   | 10k        | 0,0460    | 0,0705    |
| 20,0     | 0,0    | open       | 0,1930    | 0,032     |
| 20,0     | 12,9   | open       | 9,0000    | 0,337     |
| 0,0      | 0,0    | any        | 0,0000    | 0         |

# Backup




# Backup

- Comparison of FE performance in different setups




16x1




4x4

# Backup

- Comparison of FE performance in different setups





16x1



4x4

# Line regulation - bandgap startup voltage


- Some bandgaps need higher  $V(I)$  to start up
- Seen with **different** bandgap voltages ( $V_{refA}$ ,  $V_{iofsD}$ ,  $V_{iofsA}$ )
  - => Example of late digital Vofs shown here
- After bandgaps “started” dynamic range is good
- Unequal current sharing “Eye” possible:
  - When Vofs starts, SLDO gets into higher ohmic state
  - => Jumps in current sharing



# Important configuration for Serial Chains with SCC

For Serial Power Chains: **Remove** (0 Ohm) Resistors R49, R50, R51, R52, R55 and R57  
=> otherwise DC-coupling (Grounding problem) through DP

SCC Top Side:



R49 & R50  
(For external reset signal (POR))


R51 & R52  
(For VDDD and GND Sensing  
through Display Port)

R55  
(Connects Display Port Shield to PCB GND)

R57  
(Connects Display Port GND to PCB GND)

*Is mounted on all SCCs by default*

SCC Bottom Side:





# Filter capacitors on SCC

## Default configuration:

- Each regulator:
  - $C_{in}=4 \times 10\mu\text{F}$ ,  $C_{out}=4 \times 2.2\mu\text{F}$
  - $C_{vofs} = 100\text{nF}$
  - $C_{vref} = 100\text{nF}$
- Plus C for VDD\_PLL (2.2 $\mu\text{F}$ ) and VDD\_CML (4.4 $\mu\text{F}$ )
  - VDD\_PLL & VDD\_CML connected to VDDA
- More than required by design!

## => Change capacitors for SLDO transient studies:

- Shared input  $C_{in\_total} = 6\mu\text{F}$
- Per regulator output  $C_{out} = 2.2\mu\text{F}$
- Remove 100nF capacitors for Vofs, Vref (each regulator)

