RPC Link System



COMPAREMENT



Behzad Boghrati Institute for Research in Fundamental Science (IPM) on behalf of the RPC Group

Joint P2 Muon Upgrade + P2 L1 Muon Algorithms workshop 29th November 2018



Behzad Boghrati, Joint P2 Muon Upgrade + P2 L1 Muon Algorithms workshop, 29th November, 2018



Present RPC Link System



η θ° 1.2 33.5°

1.3 30.5°

1.4 27.7°

1.5 25.2°

1.6 22.8°

1.7 20.7°

1.8 18.8°

1.9 17.0°

2.0 15.4°

2.1 14.0°

2.2 12.6°

2.3 11.5°

2.4 10.4° 2.5 9.4°

2.8 7.0°

3.0 5.7°

4.0 2.1° 5.0 0.77°

12 z (m)

DTs .

CSCs

RPCs

GEMs

RPCs

44.3

RPC LB Upgrade



Upgrade Motivation

- RPC signals synchronization, timing resolution is 25ns
- Data transmission speed is about 1.6
 Gbps
- Control, diagnostic and monitoring
 of the Link system has been
 designed based on CCU ring
 (combination of copper cable and
 fiber optic), very susceptible to
 electromagnetic interference



(E

R

Wheel 0

• Electronic aging, presently the Link system is already 13 years old



Wheel 2

RB3

Wheel 1



Present Slow controller cards in Rack No. S1F03

- The Slow controller Cards (SCC) placed in Readout Control Crate (RCC)
- Dimension of the SSC Cards and RCC crate is 9U
- Each SCC has 8 fiber optic driver mezzanine boards
- Each one of this mezzanine board drives one optical link
- Each optical Link connected to one CCU Ring via the Opto-hybrid module that installed on the Control board
- In each CCU ring we have 12 Control boards which is connected together as a serial ring
- In total, we have 3 slow controller
 Cards installed in the Readout Control
 Crate and drive 18 CCU Rings



Slow Controller Card





Readout Control Crate





3 Slow controllerCards has beeninstalled onReadout ControlCrate specify insidered frame



Present Link system Crate





Customized VME Crate - Link Board Box (LBB)



TTC Fibers (Yellow) Slow Control Fibers (fiber string)

Slow Control Copper Cable

Front Panel (Local bus)

Behzad Boghrati, Joint P2 Muon Upgrade + P2 L1 Muon Algorithms workshop, 29th November, 2018



Back Plane

- RPC Signals
- FEB control signals
- Power Supply (3.85V, 2.5V)
- For the Upgrade Phase-II, The LBB and Back Plane remain unchanged
- Only front panel PCB Layout will be modified

New Link System Overview





Upgrade Phase-II of New Link system LpGBT Link Protocol (TTC, Control & diagnostic) @ 10.24 GHz / 2.56 GHz Board LVDS cables 15 ink Board **Data output Optical Link LpGBT** 90 m @ 10.24 GHz **1376 Link Boards** 492 fibers (before splitting) in 108 Boxes. Steered by 216 Control Boards FEB FEB

New Link system Futures :

- High resolution Muon timing measurement with **High** resolutions TDC in steps of **1.5ns**
- High data rate output on optical Link at **10.24 Gbps**
- Data output inform of Muon Clusterization
- Communication with off-detector electronic based on the GBT / LpGBT Protocol
- Adjustable timing window for each channel
 (96 different timing windows), background and noise reduction
- Flash Base FPGA, Lower power consumption, Soft starting (Lower surge current), Zero-SEU for configuration memory, the SRAM memory protected by some hardware IP core
- Improved Control and Diagnostic communication techniques (GBT Link protocol), increase the Speed and Reliability, peer-peer Fiber optic connection for each Control board
- Remote Programming as well as local programming

Resistive Plate ChambersUp to 6 layers of detectors.480 chambers in Barrel, 648 in Endcaps

Behzad Boghrati, Joint P2 Muon Upgrade + P2 L1 Muon Algorithms workshop, 29th November, 2018







New Link System connection to the RPC Off-detector Electronic and Muon Trigger



Present RPC Chambers & New Link



- In addition wrt to TDR, all the functionalities of present Slow controller are proposed to be handled with new RPC Off detector Back-end electronics
- The New Off-detector Back-End Electronics is under responsibility of China Institute of high energy physics (IHEP)



Resistive Plate Chambers Up to 6 layers of detectors. **480** chambers in Barrel, **648** in Endcaps

Behzad Boghrati, Joint P2 Muon Upgrade + P2 L1 Muon Algorithms workshop, 29th November, 2018

New Link Board data output Futures

- Data Protocol : LpGBT (FEC5)
- Output data rate on optical Link: 10.24 Gbps
- Data output inform of Muon Clusters
- Data is transmitted as a frame composed of:
 - The data field
 - A forward error correction field: FEC5 / FEC12

	uplink							
	10.24 Gbps							
	FEC5 FEC12							
Frame [bits]	256							
Header [bits]	4							
Data [bits]	232 204							
FEC [bits]	20 48							
Correction [bits]	10 24							
Efficiency	91% 80%							
Max Number of Clusters / BX	13 11							



New Link system Data Frame format







Up to 6 layers of detectors. **480** chambers in Barrel, **648** in Endcaps

Behzad Boghrati, Joint P2 Muon Upgrade + P2 L1 Muon Algorithms workshop, 29th November, 2018

Efficiency

91%

80%

56%



Preparation for Primary and Advance tests RPC off-detector Back-end Simulator

- Demonstration plan based on HTG-710 high performance Card.
 Most important Features :
 - Xilinx Virtex-7 V2000T, 585T, or X690T FPGA
 - x2 CXP Ports (120 Gig each) -> 24 Full duplex 10G Links
 - x8 PCI Express Gen2 /Gen 3 edge connectors
 Gen 2: using FPGA hard-coded PCI Express Gen2 controller
 - Gen 3: using soft PCI Express Gen 3 IP core
- With each HTG-710 card we can handle 18 new Link boards and 2 new control boards simultaneously ; one LBB

GBT-FPGA and Embedded Linux will be implemented into the HTG-710 FPGA

TTC Clock







- PCB Layouts of Link board and Control Board have completed
- FPGA Firmware developing is in progress
 - Clusterization Algorithms
 - Implementing the LpGBTx IP core
 - High resolution TDC
 - System communication and Control
 - Remote Programming







LB Upgrade Timeline Prototyping Status (2018)



• Timeline of the Link System Prototyping

			Prototyping										
					2019								
	Task Moc v	Task Name 🗸	Dec 16, '17 Feb 3, '1 S M W F	8 Mar 24, '18 May 12, '18 Jun 30, '18 S T T S M W	Aug 18, '18 Oct 6, '18 F S T T S	Nov 24, '18 M W	Jan 12, '19 F S	Mar 2, '19 A T T S	pr 20, '19 Jun 8, ' M W F	L9 Jul 27, '19 S T	Sep 14, '19 T S M	Nov 2, '19 Dec W F S	21, '19 T
1	*	⁴ Link Board System Prototyping (Jan 2018- Nov 2019)										11/15	
2		Hardware Design							► 5/17				
34	-3	Firmware Design					1/25						
57	-3	Software & User Interface Design			9/7								
63		Test & Quality Assurance				I						11/15	
													

Today

- Project Status (2018):
 - Hardware (PCB Layout) of Link board and Control boards has been completed
 - Signal Integrity (SI) and Power Integrity (PI) of LB/CB PCB Layout has been completed
 - Component procurement for more than 30 sets of LB and CBs, waiting for the delivery from Vendors (to middle of February/March of 2019)
 - Half parts of the Firmwares have designed and it will be continuous to end of 2019 (firmware modification)
 - GUI for primary tests has completed



Conclusion



- Present system will be work very well until LS3
- New Link system Will be installed in LS3 (2024-2025)
- High resolution timing measurement (Sub-BX) in order of 1.5ns
- Data protocol based on LpGBT, 256 bit/BX @ 10.24 GHz (FEC5)
- During Prototyping, Link system will be test with RPC off-detector Backend Simulator (one LBB) and at least one RPC spare chamber in 904.
- Hardware design layout of LB and CB has done and we are in Procurement and component delivery phase
- Prototypes of LB and CB will be ready at the Q1 of 2019.





LB Upgrade Timeline Prototyping on First Half of LS2 (2019)



• Timeline of the Link System Prototyping

			Prototyping										
			2018		2019								
	Task	T. I.N.	Dec 16, '17 Feb 3, '18 Mar 24, '18 May 12, '18 Jun 30, '18 A	ug 18, '18 Oct 6, '18 Nov 24, '18 Jan 12, '19 M	lar 2, '19 Apr 20, '19 Jun 8, '19 Jul	27, '19 Sep 14, '19 Nov 2, '19 Dec 21, '19							
1	Moc 🔻	Task Name	S M W F S I I S M W F	S I I S M W F S I	I S M W F S	1 1 5 M W F 5 1							
1	X	⁴ Link Board System Prototyping (Jan 2018- Nov 2019)			F /47	11/15							
2	÷	Hardware Design			♦ 5/1/								
34		Firmware Design		1/25	HLM1	HLM2							
57	-5	Software & User Interface Design		9/7									
63		Test & Quality Assurance		Γ		→ 11/15							

Today

- Project tasks on 2019:
 - Mounting components on the PCBs
 - Test and run some basic functions to find out behavior of Hardwares
 - Completing the firmwares and implementing firmwares on the LB/CB
 - Completing the firmware and softwares of the RPC Back-end simulator
 - System Primary Tests and validation Q3 and Q4 of 2019

High Level Milestone	Time
1- Final Prototype Design ready	June 2019
2- Initial Validation of final prototype at production site	October 2019
3- Final Validation of final prototype	September
design at CERN	2020
4- Prototype and documentation finalized	October 2020
5- Electronics System Review	October 2020
6- PCB fabricated and components received	April 2021
7- First half of the link boards and	November
control boards assembled and tested	2021
8- Second half of the link boards and control boards assembled and tested	March 2022



LB Upgrade Timeline System Primary Tests and validation

Q3 and Q4 of 2019

Prototyping



• Timeline of the Link System Prototyping Tests and Validation

• IPM Labs

			2018						2019										
	Task Moc ▼	Task Name 👻	Dec 16, '11 S M	7 Feb 3, '18 W F	Mar 24, '18 S T	May 12, '18 T S M	Jun 30, '18 I W F	Aug 18, '18 O S T	ct 6, '18 T S	Nov 24, '18 M W	Jan 12, '19 F S	Mar 2, '19 T T	Apr 20 S	, '19 Jun 8, '1 /I W F	L9 Jul 27, '1 S T	L9 Sep 14 T S	, '19 Nov M W	2, '19 / F	Dec 21, '19 S T
1	*	⁴ Link Board System Prototyping (Jan 2018- Nov 2019)																11/15	
2		Hardware Design											•	5/17					
34	-,	Firmware Design									1/25								
57	-,	Software & User Interface Design						9/7											
<mark>63</mark>		Itest & Quality Assurance								I								11/15	
64		Preparing Test Standards & Protocoles									-			1					
65		Voltage and Temperture Stability Tests												*					
66		Primary of EMI & EMC Tests												- T					
67		ESD Test												1					
68	->	High Speed data Transmission Test, eye Diagram Analyzing												1					
69	-3	Electrical Tests Passed													4 7/12				
70		Radiation Test Level -1													1				
71	->	System Evaluation, Debugging and Validations													Ť				
72		Radiation Test Level -2														Ť	-		
73	->	System Evaluation, Debugging and Validations																	
74	->	Primary Prototype is finalized																11/15	

• Link system validation for Preproduction



LB Upgrade Timeline **System Advance Tests and validation** 2020

- Link system Preproduction will be done in Q1 of 2020
 - 25 Link boards
 - **5** Control Boards
 - Only final PCB Layout will be ordered
 - Components are ready for mounting
 - Burning tests and Quality control
- Preparation for advance tests in Q2 of 2020
 - Investigation of Link system performance via off-detector/back-end Simulator
- Advance tests in Cern on Q3 of 2020 (HLM3)
- Electronic system Review (HLM4,5)



High Level Milestone	Time			
1- Final Prototype Design ready	June 2019			
2- Initial Validation of final prototype at production site	October 2019			
3- Final Validation of final prototype design at CERN	September 2020			
4- Prototype and documentation finalized	October 2020			
5- Electronics System Review	October 2020			
6- PCB fabricated and components received	April 2021			
7- First half of the link boards and control boards assembled and tested	November 2021			
8- Second half of the link boards and control boards assembled and tested	March 2022			