

## How to do ultrafast Deep Neural Network inference on FPGAs



Contribution ID: 2

Type: **not specified**

## Optimize FPGA design: quantization and parallelization with HLS4ML

*Wednesday 6 February 2019 13:30 (1 hour)*

**Presenter:** NGADIUBA, Jennifer (CERN)