

How to do ultrafast Deep Neural Network inference on FPGAs



Contribution ID: 4

Type: **not specified**

Firmware implementation with SDAccel

Wednesday 6 February 2019 11:00 (1 hour)

Export HLS design to firmware with Xilinx SDAccel on Amazon cloud.