

Prototype single-ended and pseudo-differential charge processing circuits for micro-strip silicon and gaseous sensors read-out

Weronika Zubrzycka, Krzysztof Kasinski

AGH University of Science and Technology,
Department of Measurement and Electronics
Av. Mickiewicza 30, 30-059 Cracow, Poland

zubrzycka@agh.edu.pl



21st International Workshop on Radiation Imaging Detectors,
July 7-12, 2019, Kolymbari, Chania, Crete, Greece.



AGH





Facility for Antiproton and Ion Research in Europe GmbH

Background

The Compressed Baryonic Matter (CBM) experiment-one of the major scientific pillars of the future Facility for Antiproton and Ion Research (FAIR) in Darmstadt



[1-2]




Courtesy of T. Hatsuda

Tracking detection stations:

- Semiconductor strip detectors / gaseous detectors
- Multichannel readout electronics (Front-End)
- Radiation tolerant design
- Detection station within magnetic field

Detectors read-out electronics - challenges



Leakage current

Noise

PSRR

MOS-based ESD protection

Coupling capacitor in AC-coupled detectors

Or

Leakage of sensor in DC-coupled detectors



Various system components

(overall noise)

Various detectors lengths

(different conditions)

Detector leakage



1T magnetic field

Power supply network

(radiation hardened low-voltage regulators)




Impact on pulsed reset

Adapting to variable conditions


Is **differential AFE** always worse?

Detectors read-out electronics: Noise sources



1. parallel current noise:

- **detector leakage current shot noise (I_L),**
- **detector bias shunt resistance R_{bias} ,**
- **leakage current flowing through transistors in the Electro Discharge (ESD) protection circuit,**
- **current thermal noise from feedback resistance.**



2. series white noise:

- **input transistor thermal noise ($M1_{th}$),**
- **various series resistors' (sensor's metal strip, cable, interconnect, on-chip) thermal noise.**

3. series 1/f (or flicker) noise:

- **CSA input transistor flicker (1/f) noise ($M1f$).**

$$ENC^2 = ENC_i^2 + ENC_w^2 + ENC_{1/f}^2 \rightarrow$$



$$ENC^2 = \tau_p \cdot A_i \cdot i_n^2 + \frac{1}{\tau_p} \cdot v_n^2 \cdot A_w \cdot C_T^2 + A_{1/f} \cdot v_{nf}^2 \cdot C_T^2$$

$$ENC^2 = A_w \frac{1}{\tau_p} \frac{4kT\gamma}{g_m} C_T^2 + A_f K_f C_T^2 + A_i \tau_p [2q(I_{det} + I_{fb}) + \frac{4kT}{R_{bias}} + \frac{4kT}{R_{fb}}]$$



AGH

Noise optimization - filters



LDO noise model (VECC LVR),
 detector model (detector length 4 cm, cable length 49 cm),
 detector leakage 5 nA.


ASIC: Weighting coefficients of filters and peaking time can be used for multi-dimensional ENC minimization based on given conditions.

	A_w	$A_{1/f}$	A_i
CR-RC	0.92	3.69	0.92
CR-RC ²	0.85	3.41	0.64
CR-RC ³	0.93	3.32	0.52
CR-RC ⁴	1.02	3.27	0.45
CR ² -RC	1.03	4.70	1.00
CR ² -RC ²	1.16	4.89	0.72
Complex conjugate poles, 3 rd order	0.85	3.39	0.61
Complex conjugate poles, 5 th order	0.96	3.27	0.45




- τ_p , shaper types and order are used for design of **application specific circuit** (various current/voltage noise ratios)
- making circuit more **universal** (changing/unknown parameters)


- Designed and fabricated in Q3 2018 using 180 nm process
- Area: 1.5x1.5 mm²
- 8 channels (4x single-ended, 4x differential)
- Switchable operation modes: 16 for single-ended and 4 for differential channels (various feedback and filters architectures, two polarities)
- Power (all channels): 88 mW (single-ended: ~4.62 mW/ch, differential: ~12.31 mW/ch)



ASIC layout



ASIC photograph




Test PCB

Single-ended channel architecture

CSA feedback:
MOS transistor /
double-polarity
Krummenacher
circuit


CSA reset
(external)



Shaping amplifier: CR-RC² / Complex conjugate poles 3rd order
Core amplifier: PMOS-based folded cascode


Charge sensitive amplifier (CSA)
Core amplifier: NMOS-based direct cascode

Polarity Selection Circuit
(electrons/holes)



Switchable – almost no change
in the channel area

950 μm



60 μm

Pseudo-differential channel architecture


CSA reset
(external)

Charge sensitive amplifier (CSA)

Core amplifier: NMOS-based direct cascode

CSA replica


Scale 1:1 (bias current and transistor sizes)



Shaping amplifier: CR-RC² / Complex conjugate poles 3rd order, peaking time ~90 ns

1150 μm

125 μm





Included features

		Single-ended		Differential	
		Electrons	Holes	Electrons	Holes
CSA FEEDBACK TYPE	MOS in linear region	✓			
	Double-polarity Krummenacher*	for negative leakage	✗		
		for positive leakage			
SHAPER ARCHITECTURE	CR-RC ²	✓	✓		
	Complex Conjugate Poles 3 rd order	✓			
Polarity Selection Circuit		✓ (ON)	✓ (OFF)	N/A	




*separate compensation for current flowing into the CSA input and for current flowing from the CSA input

Basic characterization

Charge Sensitive Amplifier



Shaping Amplifiers



Basic characterization summary

Single-ended Slow Shaper Gain (Polarity: Electrons / Holes)



SH TYPE / FB TYPE	MOS transistor	Krummenacher
CR-RC ²	35 mV/fC (e ⁻) 32 mV/fC (e ⁺)	35 mV/fC (e ⁻) 32 mV/fC (e ⁺)
CCP 3 rd order	36 mV/fC (e ⁻) 32 mV/fC (e ⁺)	36 mV/fC (e ⁻) 32 mV/fC (e ⁺)

Differential Slow Shaper Gain (Polarity: Electrons / Holes)



SH TYPE	MOS transistor
CR-RC ²	35 mV/fC (e ⁻) 34 mV/fC (e ⁺)
CCP 3 rd order	33 mV/fC (e ⁻) 32 mV/fC (e ⁺)

Feedback verification

Feedback resistance vs. reference current





CSA output waveforms





Leakage current compensation

Waveforms acquired for various leakage current values flowing into/from the CSA input

**MOS transistor in linear region
CSA output waveforms**



**Switched double-polarity Krummenacher circuit
CSA output waveforms**




Leakage from - 40 nA to 40 nA

Leakage current compensation


MOS transistor in linear region

Switched double-polarity Krummenacher circuit


DC level shift




20-80 x
lower DC
level shift




Relative time constant change




3x lower
change in
time
constant
(only for
extreme
cases)





Noise slopes – input capacitances from
0.5 pF to 10 pF
 (plus 2.5 pF of PCB traces capacitances)

Noise for clean power supply
 (laboratory PS) and with impulse LDO,
 no input capacitances (inputs not
 wire-bonded)



- **Leakage with pulsed reset -> problems**
 - Leakage can be opposite polarity (e.g. MOS-based ESD protection circuit)
 - ✓ other options: „diode” (preparation of configurable cells needed)
 - **Power supply noise:** can be an issue in sophisticated systems:
 - ✓ ultra low-noise LDOs can not be used (radiation);
 - ✓ LC-filtering not feasible in tracking detection stations (magnetic field);
 - **Configurable shaper type:**
 - ✓ area penalty;
 - ✓ helps adapt noise to required level;
 - ✓ for varying contributions of voltage and current noise
 - ✓ next step: configurable peaking time.
- switchable
Krummenacher
circuit
- Supply noise
rejection by
differential
shaping (with
CSA replica)

Thank you for your
attention.

1. Heuser, J., Moeller, W., Pugatch, V., Senger, P., Schmidt, C. J., Sturm, C., & Frankenfeld, U. (Eds.). (2013). [GSI Report 2013-4] Technical Design Report for the CBM Silicon Tracking System (STS). Darmstadt: GSI. <http://repository.gsi.de/record/54798>
2. J. Heuser, W. Müller, V. Pugatch, P. Senger, C.J. Schmidt, C. Sturm, U. Frankenfeld, eds. [GSI-2013-05499] Technical Design Report for the CBM Silicon Tracking System (STS), GSI, Darmstadt, 2013. <http://repository.gsi.de/record/54798>.
3. O. Bertini, A. Lymanets, *Systematic study of sensor properties*, CBM Progress Report 2016, GSI, Darmstadt.
4. Soltveit, H. K., Stachel, J., Braun-Munzinger, P., Musa, L., Gustafsson, H. A., Bonnes, U., ... Lang, S. (2012). The PreAmplifier ShAper for the ALICE TPC detector. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 676, 106–119. <https://doi.org/https://doi.org/10.1016/j.nima.2012.02.012>
5. W. Zubrzycka, K. Kasinski, Noise considerations for the STS/MUCH readout ASIC, CBM Progress Report 2017, p. 34 Darmstadt (2018).
6. Weronika ZUBRZYCKA, Krzysztof KASIŃSKI, “Leakage current-induced effects in the silicon microstrip and gas electron multiplier readout chain and their compensation method”, Journal of Instrumentation, ISSN 1748-0221. — 2018 vol. 13 art. no. T04003, s. [2], 1–10.
7. K. KASIŃSKI, P. Koczon, S. Ayet, S. Löchner, C.J. Schmidt, „System-level considerations for the front-end readout ASIC in the CBM experiment from the power supply perspective”, Journal of Instrumentation (2017) vol. 12 art. no. C03023