

MALTA & LAPA

Measurement results and more..

Roberto Cardella

ESR 9

Sv. Petra Riedler (CERN)

Sv. Heidi Sandaker (UiO)

CERN EP-DT-DD

1. MALTA chip


- From Assembly to Efficiency
- Rad Hardness studies
- Improvements and MiniMalta

2. Other R&D on MALTA


3. LAPA

- Collection of results

4. Conclusions





From last year meeting: MALTA board to be tested



Challenging PCB design: 700 to 1000 wirebonds


MALTA carrier board



Single Chip V3 available, Double Chip V2 in production

From V1 to V3

- Fix on interface with FPGA readout
- Separated bus for AVSS DVSS
- Probing vias
- Star ground connection
- Improved power filter
- Improved decoupling capacitors



Zero wirebonding failures due to PCB

First signs of life from MALTA




ANALOG pixel output

MALTA (not the one under test)

Digital signal from read-out

First signs of life from MALTA




Happy Designers

ANALOG pixel output

MALTA (not the one under test)




Digital signal from read-out



ELSA-BONN Exposed MALTA to a 2.5 GeV electron beam during 3 days

We took ~ 2.5 M usable events

SPS- CERN Down to in-pixel efficiency






Unirradiated: lowering the threshold gives full efficiency

Decreasing threshold from $\sim 600 e^-$ to $\sim 250 e^-$ (unirrad.)

3



3

Cannot go lower with threshold because of RTS noise and masking issue
Solution for both under study.








Unirradiated: lowering the threshold gives full efficiency

Decreasing threshold from $\sim 600 e^-$ to $\sim 250 e^-$ (unirrad.)/ $350 e^-$ (irrad.)





Could not reach lower threshold
(RTS + MASKING ISSUE)

Neutron irradiated
 $5 \times 10^{14} \text{ neq/cm}^2$
inefficiency in pixel corners due to low lateral electric field






In-Pixel Efficiency for Sector 2, sample W4R2_I130



- Deep p-well only needed under n-wells of PMOS transistors
- In-pixel efficiency can be correlated to deep p-well coverage around the collection electrode
- Removed deep p-well results in higher overall efficiency due to higher lateral electric field

In-Pixel Efficiency for Sector 2, sample W4R2_I130




Additional “extra-deep p-well” layer


- Already known by TowerJazz: no process R&D needed

Gap in the n- layer


- requires only a change of the existing mask for the n-layer




After irradiation simulated current pulse



- Pixel size: $36.4 \mu\text{m} \times 36.4 \mu\text{m}$
- 64x16 pixel matrix includes 8 sectors with splits on analogue front-end design, reset mechanism and process




Mini MALTA with synchronization and fixes for improved chargecollection




The ATLAS ITk sensors will be organized in quad modules.

In the case of the hybrid pixel, one sensor of around $4 \times 4 \text{ cm}^2$ will be bonded to four $2 \times 2 \text{ cm}^2$ front-end chips

MALTA is the first large scale monolithic chip that allow build a compatible Quad-Module, assembling four detectors in a single FLEX




Under design




- 2 FMC connectors: interface to VITEX 707 - **compatibility with single chip MALTA readout.**
 - Chip ABCD partial readout.
- Assembly holes for JIG. Compatible with Milano JIG.
- Holes for wirebonding.
- Two independent power connector on left and right side.
- Chip 0 and Chip123 can operate independently in parallel.

Chip to Chip communication



MALTA can transmit power and data asynchronously to a neighboring chip (via CMOS pad), merging the data of multiple pixel matrix in just one parallel output



Flip chip connection



Connection between neighboring chips using flip chip


- Better for assembling
- Allow additional electronics in the flipchip

Chip to Chip communication



Assembling proved, new version of the board in production

Flip chip connection






In assembling!

Connection between neighboring chips using flip chip

- Better for assembling
- Allow additional electronics in the flipchip

Microfabrication of channels





A CMOS-compatible microfabrication process was developed at CERN to embed microfluidics into silicon dies.

This process allows to fabricate cooling microchannels on the backside of monolithic pixel detectors.



A demonstrator is currently being produced by post-processing functional MALTA chips in the class 100 (ISO5) MEMS cleanrooms of EPFL.

Jacopo Bronuzzi, Riccardo Callegari, Roberto Cardella, Clémentine Lipp, Alessandro Mapelli, Petra Riedler




In the coming days a new batch of **4 MALTA chips will be equipped with microfluidic connectors and capillaries**. They will be inserted into a test read-out board and wire-bonded. A full electrical and thermal characterisation campaign will be pursued.

6 MALTA chip-based planes
2 Scintillators
4 μ m resolution



240 μm





280 μm

5Gb/s

- 280 X 240 μm^2 (2 pad pixel pitch)
- Tunable DC current (7x 0.8mA)
- Modular capacitive coupled pre-emphasis: 16 blocks driving 25fF each.
- Vcm feedback control at 0.8V.
- External 100 Ω differential termination
- 40 drivers integrated in MALTA (up to 2Gb/s)

Dedicated testchip





5Gb/s

- 320 X 240 {2 pad pixel pitch) μm^2
- Internal selectable 100 Ω termination resistor

SPEC	Min	Max	Tested
VCM	0.7 V	1 V	0.75 V
Vdiff	0.3 V	-	0.4 V
Term Res	-	-	100 Ω
Bit rate	-	-	5 Gbit/s

Power	Current [mA]	Power [mW]	Input
Static	2.69	4.84 V	-
Dynamic	-	0.44	5 Gb/s
Total	-	5.28	5 Gb/s
Bias Static	0.94	1.7 V	-
RX+Bias	-	6.98	5 Gb/s

5Gb/s



1.28Gb/s (ITk specification)



Jitter_{p-p} = 71ps

Jitter_{p-p} = 38ps

Flex for data transmission out of the ITk system (length~5m)



New LAPA carrier with termination on board in production



The MALTA CMOS pixel sensor was developed in view of the ATLAS High-Luminosity upgrade.

The chip has been extensively characterised in lab measurements and testbeam, and shows promising results in terms of front-end performance and readout capability, but needs further improvement:



The small collection electrode sensor suffers from degraded efficiency in the pixel corners after irradiation to 10^{15} neq/cm², and this is being addressed by means of improvements in the process.

The fixies have been implemented in a new prototype matrix called MiniMALTA

The LAPA LVDS driver and receiver have been characterized up to 5Ghz, confirming the design specification.

Several R&D on monolithic pixel sensors are in progress using the MALTA chip, such as buried channels cooling and chip to chip data communication.

My Year




My Year

Guiding in ATLAS cavern



ELSA-TESTBEAM



PIXEL2019 Taipei

Thank you for the attention

University of Glasgow




Exam @ UiO




IMEC - COURSE




LAPA H-BRIDGE



7 HBRIDGE blocks of 0.8mA - max: total 6mA




16 BLOCKS driving 25fF coupled with the output pad




PRE	PwSH	PwDig	PwToT
‡	[mW]	[mW]	[mW]
8	7.2	18.6	26.8
16(max)	7.2	25.4	33.6

Simulations of the LVDS OUTPUT

LAPA Single Channel Schema





2.5GHz LVDS IN – LVDS OUT. 100Ω termination. 1pF load.

Simulated jitter=45ps

Preliminary power consumption

Expected static power consumption

Static	Current [mA]	Power [mW]
5 Hbridge	4	7.2
7 Hbridge	5.2	10

Measurements on test chip

Static+Dynamic 1.28Gb/s	Current [mA]	Power [mW]
5 Hbridge	6	10.8
7 Hbridge	8	14.4

