

Precision vertexing and tracking for Linear Colliders

AIDA-2020 Topical Workshop on Future of Tracking
April 2nd, 2019

Dominik Dannheim (CERN)

Outline

- Linear colliders and detectors
- Sensor and readout technologies for vertex/tracker
- Simulation framework
- Detector integration
- Conclusions

Disclaimer: incomplete selection of examples!
Many developments not mentioned here were
discussed in previous talks at this workshop.


Linear e+e- colliders

- **ILC** (International **L**inear **C**ollider):
- \sqrt{s} from 250 GeV to 500 GeV
(superconducting RF cavities with 32 MV/m)
- Precision Higgs and top physics
- Detector and physics studies within the **ILD** and **SiD** collaborations

- **CLIC** (Compact **L**inear **C**ollider):
- \sqrt{s} from 380 GeV up to 3 TeV
(two-beam acceleration with ~ 100 MV/m)
- Precision and top physics, BSM
- Detector and physics studies within the **CLICdp** collaboration






Staged CLIC implementation near CERN



ILD detector

SiD detector


CLICdet detector





Experimental conditions

- ILC+CLIC operate with bunch trains, 5-50 Hz repetition rate
- Low duty cycle
- Trigger-less readout between trains
- Allows for power-pulsed operation of detector, to reduce average power consumption


Very small bunches at LC:
 40 nm (x) x 1 nm (y) x 44 μm (z)
 (CLIC at 3 TeV)



- High E-fields lead to Beamstrahlung
- High rates of beam-induced background particles, overlaid to O(1) physics event per train
- At CLIC: all backgrounds within 156 ns trains,
- up to 6 GHz/cm² instantaneous rate in inner detector at 3 TeV CLIC
- Drives detector design (layout, granularity, timing)




Beam-induced backgrounds in CLIC detector



Vertex- and tracking detector requirements


Vertex detector:

- efficient **tagging of heavy quarks** through precise determination of displaced vertices:
 - good single point resolution: $\sigma_{SP} \sim 3 \mu\text{m}$
 - small pixels $\approx 25 \times 25 \mu\text{m}^2$
 - low material budget: $\approx 0.2\% X_0$ / layer
 - low-power ASICs + RT air cooling ($\sim 50 \text{ mW/cm}^2$)



Tracker:




- Good momentum resolution: $\sigma(p_T) / p_T^2 \sim 2 \times 10^{-5} \text{ GeV}^{-1}$
 - $7 \mu\text{m}$ single-point resolution ($\sim 25\text{-}50 \mu\text{m}$ R ϕ pitch)
 - many layers, large outer radius
 - $\sim 1\text{-}2\% X_0$ per layer
 - low-mass supports + services



Both:


- **20-200 ms** gaps between bunch trains
 - trigger-less readout, pulsed powering
- **few % max. occupancy** from beam backgrounds
 - sets **inner radius** and **limits cell sizes**
 - **time stamping** with $\sim 5 \text{ ns}$ accuracy **for CLIC**
 - depleted sensors (high resistivity / high voltage)
- ($\geq 300 \text{ ns}$ for ILC)
- moderate radiation exposure ($\sim 10^4$ below LHC!):
 - NIEL: $< 10^{11} \text{ n}_{\text{eq}}/\text{cm}^2/\text{y}$
 - TID: $< 1 \text{ kGy} / \text{year}$

Sensor and readout R&D





Hybrid detectors:

- Factorise r/o and sensor R&D
- Smallest feature-size ASICs
- Advanced sensor concepts
- Small pixels, highest performance → for CLIC inner layers



Monolithic CMOS sensors:


- Lowest material budget
- Medium feature-size
- Simplified construction
→ for large-area trackers
- Recent developments target also inner layers




For ILC trackers: also strip detectors + Time Projection Chamber are considered

Silicon Detector R&D


Sensor + readout technologies



Simulation/Characterisation



Detector integration




- Challenging requirements for LC lead to **extensive detector R&D** program
- Exploiting **synergy** and **collaboration** with other detector development projects, such as Belle II, STAR, CBM, ATLAS, ALICE, LHCb, Mu3e, CEPC, AIDA-2020, ...


Thin hybrid planar pixel detectors

- Planar pixel sensors **bump-bonded** to r/o ASICs
- Considered for CLIC vertex detector
- Comprehensive thin-sensor studies with slim-edge and active-edge sensors (**50-500 μm** thickness) on **Timepix** (250 nm) and **Timepix3** (130 nm) readout ASICs with **55 μm** pitch


Hybrid pixel detector



Timepix with 50 μm active-edge sensor




130nm Timepix3 with 50 μm active-edge sensor




Timepix(3) + planar sensor test-beam results


Efficiency vs. det. threshold




Cluster sizes vs. thickness



Track residuals vs. thickness



Time resolution




CLICdp-Note-2016-001
DISS. ETH NO. 24216

- ~100% efficiency down to 50 μm thickness (up to cut edge)
- Low fraction of 2-hit clusters limits achievable resolution
→ Not enough charge sharing in very thin sensors
- ~700 ps time resolution, better than required for CLIC


Fine-pitch hybrid detectors for CLIC

- CLICpix/CLICpix2 r/o ASICs with in-pixel time (10 ns binning) and energy (4-5 bit) measurement
- 25x25 μm^2 pitch
- Implemented in 65 nm CMOS process
- Single-chip bump-bonding with 50-200 μm thin sensors \rightarrow challenging; process optimization ongoing


Indium bumps on CLICpix ASIC and Micron sensor (SLAC)




CLICpix with 50 μm planar sensor




Sr-90 hit map for CLICpix2 + FBK 130 μm active-edge sensor from AIDA-2020 production



SnAg bumps on CLICpix2 (IZM)




Advacam sensor on CLICpix2 (IZM)




CLICpix + planar sensor test-beam results

Cluster size 50 μm sensor




Residuals 50 μm sensor




For 50 μm sensor thickness:
Mostly **single-pixel** cluster
→ No charge interpolation
→ Resolution limited by pixel pitch

Cluster size 200 μm sensor



Residuals 200 μm sensor



For 200 μm sensor thickness:
Mostly **two-pixel** cluster
→ Charge interpolation
→ Resolution close to target value of **3 μm**
→ But **too thick** for material-budget target 0.2% X_0 /layer

JINST 12 (2017) C06006


Enhanced Lateral Drift sensors

- Position resolution in very thin sensors so far limited to $\sim \text{pixel pitch} / \sqrt{12}$ (almost no charge sharing)
- **E**nhanced **L**ateral **D**rift sensors (**ELAD**) Patent DE102015116270B4
- Deep implantations to alter the electric field
 - lateral spread of charges during drift, **cluster size ~ 2**
 - **improved resolution** for same pitch
- Challenges:
 - Complex production process, adds cost
 - Have to avoid low-field regions (recombination)
- TCAD** and **MC** simulations: Implantation process, Sensor performance for MIPs
 - expect significantly improved position resolution vs. standard sensor
- Plans for first demonstrator production: generic test structures, strips and test sensors with Timepix(3) footprint ($55 \mu\text{m}$ pitch)




PIER


ELAD sensor layout




TCAD charge density simulation



Collected charge vs. MIP position



Allpix² MC simulation of residuals




Capacitively coupled HV-CMOS sensors


- Active sensors in 180 nm High-Voltage (HV) CMOS process, **large fill factor**: electronics in charge-collection well
- Amplification in sensor, **capacitive coupling** to r/o ASICs
→ thin **glue layer** replaces costly small-pitch bump bonds
- High-resistivity substrates (up to **1k Ω cm**) to increase **depletion**
- Considered for CLIC vertex detector

- Active sensors (**CCPDv3**, **C3PD**), 25x25 μm^2 pitch
- Glue assemblies with CLICpix/CLICpix2


Capacitively Coupled Pixel Detector



Cross section through C3PD/CLICpix2 glue assembly



C3PD/CLICpix2 glue assembly







*NIM A 823 (2016) 1-8;
JINST 12 P09012 (2017)*

Capacitively coupled HV-CMOS sensors

- Active sensors in 180 nm High-Voltage (HV) CMOS process, **large fill factor**: electronics in charge-collection well
- Amplification in sensor, **capacitive coupling** to r/o ASICs
→ thin **glue layer** replaces costly small-pitch bump bonds
- High-resistivity substrates (up to **1k Ω cm**) to increase **depletion**
- Considered for vertex detector
- Active sensors (**CCPDv3**, **C3PD**), 25x25 μm^2 pitch
- Glue assemblies with CLICpix/CLICpix2
- **~100%** efficiency, $\sigma_{\text{SP}} \sim 6 \mu\text{m}$, $\sigma_t \sim 7 \text{ ns}$
- Finite-element **simulation** of capacitive coupling
- Challenges: glue uniformity / alignment, calibration

Capacitively Coupled Pixel Detector





Monolithic HV-CMOS sensors

- Active depleted **HV-CMOS** sensors with fully integrated readout
- Considered for CLIC tracker


10.1016/j.nima.2018.06.060

ATLASpix HV-CMOS sensor



- **ATLASpix_Simple** sensors in 180 nm HV-CMOS process:
 - Designed for ATLAS ITK upgrade
 - Targeting also CLIC tracker requirements
 - **130 x 40 μm^2** pitch
 - 25 x 400 pixels
 - **Data-driven** column-drain readout @ 1.6 Gb/s
 - 12.5 ns time bins
 - Beam tests in CLICdp Timepix3 telescope (1 ns reference timing)


Common MuPix+ATLASpix reticle




ATLASpix_Simple test-beam results

- 99.7% efficiency
- Time resolution: ~ 7 ns (RMS)
- Spatial resolution: $\sigma_{SP} \sim 12$ μm (almost no charge sharing)
 - worse than required 7 μm
- Plan for CLIC version with adapted footprint: $\sim 200 \times 25$ μm^2 pitch
- Plan for "generic" sensor matching test-beam telescope requirements


Also RD50 HV-CMOS developments in same process technology (Barcelona, Liverpool et al.)




Timing residual



Residual in column direction



Residual in row direction




Reconstruction using: <https://gitlab.cern.ch/corryvreckan/corryvreckan>

CMOS pixel sensors

“Mimosa-type” CMOS pixel sensor developments (IPHC Strasbourg):

- 350 nm / 180 nm imaging processes
- High-resistivity epitaxial layer, no high voltage, partial depletion
→ drift + diffusion contribute to signal



Evolving CPS

| | ULTIMATE STAR-PXL | ALPIDE ALICE-ITS | MIMOSIS CBM-MVD | PSIRA proposal ILD-VXD |
|--------------------------------------|--------------------------------------------------------------------------------|-----------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|
| Data taking | 2014-2016 | >2021-2022 | >2021 | >2030 |
| Technology | AMS-opto 0.35 μm | 0.18 μm | 0.18 μm | 0.18 μm (conservative) < 0.18 μm ? |
| | 4M | HR, $V_{\text{bias}} \sim -6\text{V}$ Deep P-well | HR, Deep P-well | ? |
| Architecture | Rolling shutter + sparsification + binary output | Asynchronous r.o. In pixel discri. | Asynchronous r.o. In pixel discri. | Asynchronous r.o. (conservative) |
| Pitch (μm^2) / Sp. Res. | 20.7 x 20.7 / 3.7 | 27 x 29 / 5 | 22 x 33 / <5 | ~ 22 / ~ 4 |
| Time resolution (μs) | ~ 185 | 5-10 | 5 | 1-4 |
| Data Flow | | $\sim 10^6$ part/cm ² /s Peak data rate ~ 0.9 Gbits/s | peak hit rate @ 7×10^5 /mm ² /s >2 Gbits/s output (20 inside chip) | ~ 375 Gbits/s (instantaneous) ~ 1166 Mbits / s (average) |
| Radiation | O(50 kRad)/year | 2×10^{12} n _{eq} /cm ² 300 kRad | 3×10^{13} n _{eq} /cm ² /yr & 3 MRad/yr | O(100 kRad)/year & O(1×10^{11} n _{eq} (1MeV)) /yr |
| Power (mW/cm ²) | < 150 mW/cm ² | < 35 mW/cm² | < 200 mW/cm ² | ~ 50 -100 mW/cm ² + Power Pulsing |
| Surface | 2 layers, 400 sensors, 360x10 ⁶ pixels 0.15 m ² | 7 layers, 25x10 ³ sensors > 10 m² | 4 stations Fixed target | 3 double layers 10 ³ sensors (4cm ²) 10 ⁹ pixels ~ 0.33 m ² |
| Mat. Budget | $\sim 0.39\%$ X ₀ (1st layer) | $\sim 0.3\%$ X ₀ / layer | | ~ 0.15 -0.2 % X ₀ / layer |
| Remarks | 1 st CPS in colliding exp. | (with CERN) | Vacuum operation Elastic buffer | Evolving requirements |

A. Besson, LCWS 2018




Developments feature:

- Low material budget
 $\sim 50 \mu\text{m Si}$
- Low power
 $< 200 \text{ mW/cm}^2$
- Small pixels
 $< 5 \mu\text{m}$ resolution
- Moderate timing
 ~ 1 -200 μs
- Targeting ILD VTX detector
- Various intermediate applications
→ talk by Jerome Baudot in this workshop


Monolithic HR-CMOS sensors

- Integrated CMOS sensors on **High-Resistivity (HR)** substrate
- **Small collection electrode** separated from electronics
→ small capacitance, high signal/noise
- Considered for ILC vertex, CLIC tracker
- Tests with **Investigator** analog test chip (external r/o) in 180 nm modified HR-CMOS imaging process (ALICE development), various test matrices
- For $28 \times 28 \mu\text{m}^2$:
99.3% efficiency ($<400 e^-$ thr.), $\sigma_{SP} \sim 4\text{-}5 \mu\text{m}$, $\sigma_t \sim 6 \text{ ns}$

HR-CMOS process



INVESTIGATOR HR-CMOS test chip




CLICdp-Pub-2018-004

See also MALTA/Monopix developments (CERN, Bonn, et al.):
Combine precision with high rate / radiation hardness





CLICTD monolithic HR-CMOS sensor

- Promising results obtained with Investigator test chip lead to design of fully integrated monolithic CLICTD sensor for CLIC tracker:
 - New concept of pixel segmentation in small collection diodes, to maintain fast charge collection while reducing digital logic: $30 \times 300 \mu\text{m}^2$ pixel size, $30 \times 37.5 \mu\text{m}^2$ diode size
 - TCAD geometry and process optimization
 - Process modification for radiation hardness (HL-LHC requirement) results in faster charge collection (CLIC requirement)
 - Time (8 bit, 10 ns bins) and charge (5 bit) measurement per pixel
 - Hit-pattern readout, power-pulsing features
- Chip submitted for production in 2 process variants (February 2019)



CLICdp-Conf-2018-008

TCAD optimisation:
Effect of sensor implant design on charge sharing




Monolithic SOI sensors


- Silicon-On-Insulator (SOI): r/o electronics on thin low-resistivity electronics wafer, separated from high-resistivity sensor wafer by buried insulation oxide layer
→ large signal, low noise
- Target both vertex and tracker requirements

SOFIST: SOI sensor for Fine measurement Space and Time

- 200 nm Lapis SOI process, 20 x 20 – 30 x 30 μm^2 px size
- Spatial resolution $\sim 1.3 \mu\text{m}$ (SOFIST 1, 200 μm depletion, only analog)
- Time resolution $\sim 1.5 \mu\text{s}$ (SOFIST 2) → targets ILC detector



Residual distribution



- 12 bit ADC, 500 μm (Full-depletion)
- 12 bit ADC, 200 μm (500 μm phys. thickn.)
- 8 bit ADC (On-chip), 500 μm




| SOFIST | Ver.1 | Ver.2 | Ver.3 | Ver.4 (3D) |
|------------------------------|---------------------------------------|-----------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|
| | | | | |
| Pixel circuit | Analog signal | Hit detection Timestamp | Full functionality | Full functionality 3D stacking |
| Chip size (mm) | 2.9 x 2.9 | 4.45 x 4.45 | 6.0 x 6.0 | 4.45 x 4.45 |
| Pixel size (μm) | 20 x 20 | 25 x 25 | 30 x 30 | 20 x 20 |
| Functions | Pre-amplifier Analog signal memory | Pre-amplifier Comparator Shift-register Analog signal memory (2hits) or Timestamp memory (2hits) | Pre-amplifier Comparator Shift-register Analog signal memory (3hits) Timestamp memory (3hits) | Pre-amplifier Comparator Shift-register Analog signal memory (3hits) Timestamp memory (3hits) |

Shun Ono (KEK), PIXEL 2018

CLIPS monolithic SOI sensor

- **CLIPS**: New AGH SOI chip targeted to Linear Collider vertex detectors:
 - 3 test matrices with 64×64 pixels, $20 \times 20 \mu\text{m}^2$ pitch
 - Targets spatial resolution $< 3 \mu\text{m}$, time resolution $< 10 \text{ ns}$
 - Analog charge and time information in storage capacitors in each pixel \rightarrow no need for fast clock distribution into matrix
- **Snapshot** analog readout between bunch trains with external ADC
- On-chip trigger to reduce the data rate


- Chips fabricated on $500 \mu\text{m}$ thick FZ-n wafers received
- Thinning of selected wafers to $100 \mu\text{m}$ foreseen
- Development of test system ongoing




<https://edms.cern.ch/document/2087018/1>

Silicon strip detectors



- ILD and SiD foresee **strip-detector layers** in tracker
- Strip tracker module prototypes for SiD produced:
 - Integrated pitch adapter (no separate hybrids)
 - 10 x 10 cm² Hamamatsu sensors, 320 μm thickness
 - 25 μm strip pitch, 50 μm r/o pitch, analog r/o (KPIX)
 - ~7 μm single-point resolution in measurement plane
- First application: **LYCORIS** large-area telescope at DESY test beam



Tracker module



LYCORIS large-area telescope around TPC





Allpix² simulation framework





- Complex sensors (ELAD, HR/HV-CMOS) require detailed simulations
- **TCAD**: device modeling, self-consistent charge propagation, slow
- **Geant4**: MC simulation of charge deposition and full detector setup, stochastic effects (Landau fluct.), no detailed device modeling, fast

Allpix² simulation framework for tracking detectors

- Simulates **full chain** from incident radiation to digitized hits
- Combination of tools:
 - Full **Geant4** simulation of charge deposition
 - Fast charge propagation using **drift-diffusion model**
 - Import electric fields from **TCAD**
- **Validated** with test-beam data (planar, HV-CMOS, HR-CMOS sensors)



Beam telescope with tilted DUT




NIMA 901 (2018) 164


<https://cern.ch/allpix-squared>

Detector integration


Through-Silicon Via




Power-pulsing mockup





Vertex-detector services




ILD thermal mockup forward-tracking discs




Outer barrel tracker support structure



CFRP support prototypes



Air-flow cooling mockup and simulation



Calculations, simulations, prototyping → confirm feasibility of detector-integration concepts

Conclusions

- **Stringent requirements** for LC vertex and tracking detectors have inspired broad and integrated technology R&D program
- Various **innovative sensor + readout technologies** under study
- Moderate timing requirements for **ILC** allow for high-precision detectors based on established technologies
- Combination of requirements for **CLIC** vertex detector remains challenging
- **Monolithic pixel detectors** under development for large-area tracker and vertex
- Advanced **simulation and analysis tools** for detector performance optimization
- **Detector integration studies** confirm feasibility of proposed detector concepts

Thanks to everyone who provided material for this talk!

Additional Material


Flavor-tagging performance

- Use **b- and c-tagging performance** as benchmark for detector designs
- Technically challenging full-simulation study (multivariate analysis)
- Results for geometries following engineering studies:
 - 3 **double layers** vs. 5 **single layers**
 - similar performance
 - Geometry with **2x more material** in vertex layers
 - 5% - 35% degradation in performance



CLICdp-Note-2014-002

doi:10.1088/1748-0221/10/07/C07001

Single layers




Double layers



Material budget




Dijets at 200 GeV



Flavor tagging: impact on physics performance



- $e^+e^- \rightarrow H\nu\nu$: dominating Higgs production process at $\sqrt{s}=3$ TeV
- $\sigma \times \text{BR}$ measurement for the decays to **bb** and **cc**
- **flavor tagging** crucial for achievable precision



$\sqrt{s}=3$ TeV
 $L_{\text{int}}=2 \text{ ab}^{-1}$
 $p_{T,\text{jet}} \sim 70 \text{ GeV}$
 $E_{\text{jet}} \sim 130 \text{ GeV}$

| channel | stat. unc. on $\sigma \times \text{BR}$ | change for $\pm 20\%$ fake r. |
|---------------------------|-----------------------------------------|-------------------------------|
| $H \rightarrow \text{bb}$ | 0.23% | 0.24% / 0.21% |
| $H \rightarrow \text{cc}$ | 3.1% | 3.6% / 2.6% |

- consider $\pm 20\%$ change in fake rates
- sizeable effect, in particular for $H \rightarrow \text{cc}$: **30%** more integ. luminosity required for same precision when increasing fake rate by **20%** (**>1 year** of additional running!)


LCD-Note-2011-036, CLICdp Note-2014-002

CMOS sensor developments for ATLAS


H. Pernegger @ BTT7
<https://indico.cern.ch/event/731649>

- Collaboration of 25 institutes
- Targeted towards outermost ITK pixel layer




LFfoundry 150 nm
 substrate $\rho > 2 \text{ k}\Omega\text{cm}$



ams 180 nm
 substrate $\rho \sim 0.08 - 1 \text{ k}\Omega\text{cm}$



TowerJazz 180 nm epitaxial (25 μm)
 substrate $\rho > \text{k}\Omega \text{ cm}$




column drain (conservative) - parallel pixel to buffer - asynchronous


..

Active-edge sensors


- Deep Reactive Ion Etching (DRIE) process (Advacam):
 - Implantation on the sensor sidewalls:
extension of the backside electrode to the edge
 - Efficiency extends to the physical edge
→ allows for **seamless tiling** of sensors



Cluster signal at the edge of 50 μm sensor




Edge efficiency 50 μm sensor



→ Active-edge sensors fully efficient up to the cut edge


Cracow SOI sensors

Cracow SOI test chip




- Cracow SOI test chip in 200 nm LAPIS SOI process, with various geometries and technology parameters:
 $\geq 30 \times 30 \mu\text{m}^2$ pitch, single SOI and double SOI, rolling shutter r/o
- Test results for 300, 500 μm thickness, $30 \times 30 \mu\text{m}^2$ pitch
 $> 99\%$ efficiency, $\sigma_{\text{SP}} \sim 2\text{--}5 \mu\text{m}$


S/N for 500 μm FZ-n sensor




S/N for 300 μm d-SOI-p sensor




Efficiency for 500 μm FZ-n sensor



Resolution for 500 μm FZ-n sensor



Resolution for 300 μm d-SOI-p sensor




NIMA 901 (2018) 173–179


DAQ

- Lab and beam tests require flexible scalable **DAQ hardware** and **software**
- High-rate **beam telescope** with 7 Timepix3 detector planes (~ 1 MHz track rate, $\lesssim 2$ μm resolution, ~ 1 ns time resolution), SPIDR r/o system (NIKHEF/CERN)
- **CaRIBOu** universal r/o system developed with ATLAS:
 - System-on-Chip (**SoC**) architecture
 - **Peary** DAQ software in Linux system inside FPGA core
 - Integration of **CLICpix2**, **C3PD**, **ATLASpix**


CaRIBOu hardware architecture



Universal r/o system proved very useful for lab + beam tests
→ could be suitable for development phase of MUonE




CaRIBOu with CLICpix2 r/o ASIC



Powering


- **Powering** concept has major impact on material budget and heat load
- Small duty cycle of CLIC machine ($<10^{-5}$) allows for **power pulsing**, reducing average power consumption
- **Prototypes** for low-mass power pulsing and power delivery concept for vertex detector
- Local energy storage and voltage regulation
- Small continuous current through low-mass Al cables, stable voltages for r/o ASICs
- $\sim 0.1\%X_0$ material in detector area, expected to decrease to **0.04% X_0** in future
- **Through-Silicon-Via** (TSV) interconnect process (developed for Timepix3 ASICs)

Power-pulsing prototype



CLICdp-Note-2015-004

TSV in Medipix3RX



Mechanical integration


Material budget allows for only $\sim 0.1\%X_0$ from cables+supports in vertex region, $< 1\%X_0$ in tracker

→ Development of **low-mass supports** with sufficient rigidity required



→ Low-mass **services**, optimized routing concepts

- Low-mass **CFRP** stave prototypes for vertex detector, FE simulations
- Concept for **supports**, **beam pipe** and **cabling** in vertex region, FE simulations
- Low-mass **tracker support-structure** concept, validated in FE simulations
- Prototype for **outer tracker support segment**

CFRP support prototypes




Prototype of outer barrel tracker support structure



CLICdp-Note-2015-002

CLICpix2 r/o ASIC

- New **CLICpix2** in same 65 nm process as CLICpix:
 - Increased matrix size to **128 × 128** pixels
 - Longer counters for charge (**5-bit**) and timing (**8-bit**) measurements
 - Improved noise isolation and removal of cross-talk issue observed in first CLICpix
 - More sophisticated I/O with parallel column readout and 8/10 bit encoding
 - Integrated test pulse DACs and band gap
- Test results with chips from **Multi-Project-Wafer-Run**
- Same chip on RD53 wafer, received in Dec 2017 (change from 5+1 to 7+1 metal layers)
→ access to **full wafers** for bump-bonding process development




CLICpix2 analog F/E specifications

| Parameter | Value |
|----------------------------------------------------|---------------------------------------------------------|
| Power dissipation | $\leq 12 \mu\text{W}$ |
| Area | $\leq 12.5 \times 25 \mu\text{m}^2$ |
| Input charge, Q_{in} | nominal 4 ke-, max. 40 ke- |
| Minimum threshold, $Q_{\text{th,min}}$ | $\leq 600 e^-$ |
| Equivalent input-referred noise, $Q_{\text{n,in}}$ | $\leq 70 e^-$ |
| ToT dynamic range | $\geq 40 ke^-$ |
| ToA accuracy | $\leq 10 \text{ ns}$ |
| Total ionizing dose (for 10 yr) | 1 Mrad |
| Input charge types | e-, h+ |
| Testability | in-pixel test pulse (i.e. Q_{test}) injection |


C3PD+CLICpix2 time resolution

- Track time resolution of CLICdp Timepix3 telescope $< \sim 1$ ns
→ precise characterization of DUT timing capabilities
- CLICpix2: 100 MHz ToA clock → 10 ns time binning
- Gauss fit of time residuals shows width of ~ 9 ns
- Tail towards later times, as expected from time walk
→ Time residual reduced to ~ 7 ns after time-walk correction

Hit time residuals in C3PD+CLICpix2 assembly



Time Walk in C3PD+CLICpix2 assembly





CLICTD monolithic HR-CMOS tracker chip

Good performance of studied 180 nm HR-CMOS technology with respect to requirements of CLIC tracker
→ Technology used for ongoing design of a fully integrated chip for the CLIC tracker

CLIC Tracker Detector (CLICTD) – monolithic HR-CMOS sensor with $30\ \mu\text{m} \times 300\ \mu\text{m}$ pixels

Segmented macro-pixel structures to maintain advantages of small collection diode (prompt and fully efficient charge collection) while reducing digital logic:



CLIC schedule

2013 – 2019

Development Phase

Development of a project plan for a staged CLIC implementation in line with LHC results; technical developments with industry, performance studies for accelerator parts and systems, detector technology demonstrators

2020 – 2025

Preparation Phase

Finalisation of implementation parameters, preparation for industrial procurement, pre-series and system optimisation studies, technical proposal of the experiment, site authorisation

2026 – 2034

Construction Phase

Construction of the first CLIC accelerator stage compatible with implementation of further stages; construction of the experiment; hardware commissioning

