



Precision vertexing and tracking for Linear Colliders

AIDA-2020 Topical Workshop on Future of Tracking April 2nd, 2019

Dominik Dannheim (CERN)

Outline

- Linear colliders and detectors
- Sensor and readout technologies for vertex/tracker
- Simulation framework
- Detector integration
- Conclusions

Disclaimer: incomplete selection of examples! Many developments not mentioned here were discussed in previous talks at this workshop.

Linear e+e- colliders

- ILC (International Linear Collider):
- \sqrt{s} from 250 GeV to 500 GeV (superconducting RF cavities with 32 MV/m)
- Precision Higgs and top physics
- Detector and physics studies within the ILD and SiD collaborations



- CLIC (Compact Linear Collider): \sqrt{s} from 380 GeV up to 3 TeV (two-beam acceleration with $\sim 100 \text{ MV/m}$)
- Precision and top physics, BSM
- · Detector and physics studies within the **CLICdp** collaboration

Staged CLIC implementation near CERN



CLICdet detector



ILD detector



SiD detector



April 2, 2019

Experimental conditions

- ILC+CLIC operate with bunch trains, 5-50 Hz repetition rate
- \rightarrow Low duty cycle
- → Trigger-less readout between trains
- → Allows for power-pulsed operation of detector, to reduce average power consumption

Very small bunches at LC:

40 nm (x) x 1 nm (y) x 44 µm (z)

(CLIC at 3 TeV)



- High E-fields lead to Beamstrahlung
- → High rates of beam-induced background particles, overlaid to O(1) physics event per train
- At CLIC: all backgrounds within 156 ns trains,
- → up to 6 GHz/cm² instantaneous rate in inner detector at 3 TeV CLIC
- \rightarrow Drives detector design (layout, granularity, timing)







Vertex- and tracking detector requirements

Vertex detector:

- efficient tagging of heavy quarks through precise determination of displaced vertices:
 - → good single point resolution: σ_{SP} ~3 µm → small pixels $\leq 25x25$ µm²
 - → low material budget: $\leq 0.2\% X_0$ / layer
 - \rightarrow low-power ASICs + RT air cooling (~50 mW/cm²)

Tracker:

- Good momentum resolution: $\sigma(p_T) / p_T^2 \sim 2 \times 10^{-5} \text{ GeV}^{-1}$
 - \rightarrow 7 µm single-point resolution (~25-50 µm R ϕ pitch)
 - \rightarrow many layers, large outer radius
 - → ~1-2% X0 per layer
 - \rightarrow low-mass supports + services

Both:

- 20-200 ms gaps between bunch trains
 - \rightarrow trigger-less readout, pulsed powering
- few % max. occupancy from beam backgrounds
 - \rightarrow sets inner radius and limits cell sizes
 - \rightarrow time stamping with ~5 ns accuracy for CLIC
 - → depleted sensors (high resistivity / high voltage) (>=300 ns for ILC)
- moderate radiation exposure (~10⁴ below LHC!):
 - NIEL: < 10¹¹ n_{eq}/cm²/y
 - TID: < 1 kGy / year



SiD Tracker



Sensor and readout R&D



Silicon Detector R&D



- Challenging requirements for LC lead to extensive detector R&D program
- Exploiting synergy and collaboration with other detector development projects, such as Belle II, STAR, CBM, ATLAS, ALICE, LHCb, Mu3e, CEPC, AIDA-2020, ...

April 2, 2019

Thin hybrid planar pixel detectors

- Planar pixel sensors bump-bonded to r/o ASICs
- Considered for CLIC vertex detector
- Comprehensive thin-sensor studies with slim-edge and active-edge sensors (50-500 µm thickness) on Timepix (250 nm) and Timepix3 (130 nm) readout ASICs with 55 µm pitch

Hybrid pixel detector



Timepix with 50 µm active-edge sensor



Timepix(3) + planar sensor test-beam results



Fine-pitch hybrid detectors for CLIC

- CLICpix/CLICpix2 r/o ASICs with in-pixel time (10 ns binning) and energy (4-5 bit) measurement
- 25x25 µm² pitch
- Implemented in 65 nm CMOS process
- Single-chip bump-bonding with 50-200 µm thin sensors
 → challenging; process optimization ongoing

Indium bumps on CLICpix ASIC and Micron sensor (SLAC)



SnAg bumps on CLICpix2 (IZM)



Advacam sensor on CLICpix2 (IZM)



CLICpix with 50 µm planar sensor



Sr-90 hit map for CLICpix2 + FBK 130 µm active-edge sensor from AIDA-2020 production



CLICpix + planar sensor test-beam results



April 2, 2019

Enhanced Lateral Drift sensors

- Position resolution in very thin sensors so far limited to ~pixel pitch / $\sqrt{12}$ (almost no charge sharing)
- → Enhanced LAteral Drift sensors (ELAD) Patent DE102015116270B4
- Deep implantations to alter the electric field \rightarrow lateral spread of charges during drift, cluster size ~ 2 \rightarrow improved resolution for same pitch
- Challenges:
 - Complex production process, adds cost
 - Have to avoid low-field regions (recombination)
- TCAD and MC simulations: Implantation process, Sensor performance for MIPs

 \rightarrow expect significantly improved position resolution vs. standard sensor

Plans for first demonstrator production: generic test structures, strips and test sensors with Timepix(3) footprint (55 μ m pitch)





Precision vertexing and tracking for LC

100

50

Capacitively coupled HV-CMOS sensors

- Active sensors in 180 nm High-Voltage (HV) CMOS process, large fill factor: electronics in charge-collection well
- Amplification in sensor, capacitive coupling to r/o ASICs
 → thin glue layer replaces costly small-pitch bump bonds
- High-resistivity substrates (up to 1kΩcm) to increase depletion
- Considered for CLIC vertex detector
- Active sensors (CCPDv3, C3PD), 25x25 μm² pitch
- Glue assemblies with CLICpix/CLICpix2

Cross section through C3PD/CLICpix2 glue assembly



Capacitively Coupled Pixel Detector



C3PD/CLICpix2 glue assembly



NIM A 823 (2016) 1-8; JINST 12 P09012 (2017)

Capacitively coupled HV-CMOS sensors

- Active sensors in 180 nm High-Voltage (HV) CMOS process, large fill factor: electronics in charge-collection well
- Amplification in sensor, capacitive coupling to r/o ASICs
 → thin glue layer replaces costly small-pitch bump bonds
- High-resistivity substrates (up to 1kΩcm) to increase depletion
- Considered for vertex detector

April 2, 2019

- Active sensors (CCPDv3, C3PD), 25x25 μm² pitch
- Glue assemblies with CLICpix/CLICpix2
- ~100% efficiency, σ_{SP} ~6 µm, σ_t ~7 ns
- Finite-element simulation of capacitive coupling
- Challenges: glue uniformity / alignment, calibration



Capacitively Coupled Pixel Detector



14

Monolithic HV-CMOS sensors

- Active depleted HV-CMOS sensors with fully integrated readout
- Considered for CLIC tracker



10.1016/j.nima.2018.06.060

ATLASpix HV-CMOS sensor



- ATLASpix_Simple sensors in 180 nm HV-CMOS process:
 - Designed for ATLAS ITK upgrade
 - Targeting also CLIC tracker requirements
 - 130 x 40 µm² pitch
 - 25 x 400 pixels
 - Data-driven column-drain readout @ 1.6 Gb/s
 - 12.5 ns time bins
 - Beam tests in CLICdp Timepix3 telescope (1 ns reference timing)





ATLASpix_Simple test-beam results

• 99.7% efficiency

Timing residual

CLICdp

-20

-10

0

- Time resolution: ~7 ns (RMS)
- Spatial resolution: σ_{SP}~12 μm (almost no charge sharing)
 → worse than required 7 μm
- → Plan for CLIC version with adapted footprint: ~200 x 25 µm² pitch
- → Plan for "generic" sensor matching test-beam telescope requirements

Also RD50 HV-CMOS developments in same process technology (Barcelona, Liverpool et al.)

20

t_{track}-t_{hit} / ns

10

30



x_{track}-x_{hit} [mm]

Efficiency

Reconstruction using: https://gitlab.cern.ch/corryvreckan/corryvreckan

0

-30

Entries 0005

2000

1000

y_{track}-y_{hit} [mm]

CMOS pixel sensors

"Mimosa-type" CMOS pixel sensor developments (IPHC Strasbourg):

- 350 nm / 180 nm imaging processes
- High-resistivity epitaxial layer, no high voltage, partial depletion
 → drift + diffusion contribute to signal



Developments feature:

- Low material budget ~50 µm Si
- Low power
 <200 mW/cm²
- Small pixels
 <5 µm resolution
- Moderate timing ~1-200 µs
- Targeting ILD VTX detector
- Various intermediate applications
 - → talk by Jerome Baudot
 - in this workshop



April 2, 2019

Monolithic HR-CMOS sensors



See also MALTA/Monopix developments (CERN, Bonn, et al.): Combine precision with high rate / radiation hardness

CLICdp-Pub-2018-004

April 2, 2019

CLICTD monolithic HR-CMOS sensor

- Promising results obtained with Investigator test chip lead to design of fully integrated monolithic CLICTD sensor for CLIC tracker:
 - New concept of pixel segmentation in small collection diodes, to maintain fast charge collection while reducing digital logic: $30 \times 300 \ \mu\text{m}^2$ pixel size, $30 \times 37.5 \ \mu\text{m}^2$ diode size
 - TCAD geometry and process optimization •
 - Process modification for radiation hardness (HL-LHC requirement) ٠ results in faster charge collection (CLIC requirement)
 - Time (8 bit, 10 ns bins) and charge (5 bit) measurement per pixel •
 - Hit-pattern readout, power-pulsing features
- Chip submitted for production in 2 process variants (February 2019)



April 2, 2019

Precision vertexing and tracking for LC

Pixel segmentation

300µm

CTD layout

37.5µm

Strip:

30µm

шш

ഹ

Monolithic SOI sensors

- Silicon-On-Insulator (SOI): r/o electronics on thin low-resistivity electronics wafer, separated from high-resistivity sensor wafer by buried insulation oxide layer
 → large signal, low noise
- Target both vertex and tracker requirements

Residual distribution

- **SOFIST:** SOI sensor for Fine measurement Space and Time
- 200 nm Lapis SOI process, $20 \times 20 30 \times 30 \ \mu m^2$ px size
- Spatial resolution ~1.3 μm (SOFIST 1, 200 μm depletion, only analog)
- Time resolution ~1.5 µs (SOFIST 2) → targets ILC detector

x 5





CLIPS monolithic SOI sensor

- CLIPS: New AGH SOI chip targeted to Linear Collider vertex detectors:
 - 3 test matrices with 64x64 pixels, 20x20 µm² pitch
 - Targets spatial resolution <3 µm, time resolution <10 ns
 - Analog charge and time information in storage capacitors in each pixel
 → no need for fast clock distribution into matrix
 - Snapshot analog readout between bunch trains with external ADC
 - · On-chip trigger to reduce the data rate
 - Chips fabricated on 500 µm thick FZ-n wafers received
 - Thinning of selected wafers to 100 μm foreseen
 - Development of test system ongoing



CHARGE

CLIPS layout





Silicon strip detectors

- ILD and SiD foresee strip-detector layers in tracker
- Strip tracker module prototypes for SiD produced:
 - Integrated pitch adapter (no separate hybrids)
 - 10 x 10 cm² Hamamatsu sensors, 320 µm thickness
 - 25 µm strip pitch, 50 µm r/o pitch, analog r/o (KPiX) \rightarrow ~7 µm single-point resolution in measurement plane
- First application: LYCORIS large-area telescope at DESY test beam



LYCORIS large-area telescope around TPC





April 2, 2019

Allpix² simulation framework



- Complex sensors (ELAD, HR/HV-CMOS) require detailed simulations
- TCAD: device modeling, self-consistent charge propagation, slow
- Geant4: MC simulation of charge deposition and full detector setup, stochastic effects (Landau fluct.), no detailed device modeling, fast
- Allpix² simulation framework for tracking detectors
- Simulates full chain from incident radiation to digitized hits
- Combination of tools:
 - Full Geant4 simulation of charge deposition
 - Fast charge propagation using drift-diffusion model
 - Import electric fields from TCAD
- Validated with test-beam data (planar, HV-CMOS, HR-CMOS sensors)







April 2, 2019

Detector integration

Through-Silicon Via



Power-pulsing mockup



Vertex-detector services



ILD thermal mockup forward-tracking discs



CFRP support prototypes

3 4 5 5 26 7 8 6.7g 3.5g 2.38g 3.08g 2.77g 1.51g





Air-flow cooling mockup and simulation



Calculations, simulations, prototyping \rightarrow confirm feasibility of detector-integration concepts

April 2, 2019

Conclusions

- Stringent requirements for LC vertex and tracking detectors have inspired broad and integrated technology R&D program
- Various innovative sensor + readout technologies under study
- Moderate timing requirements for ILC allow for high-precision detectors based on established technologies
- Combination of requirements for CLIC vertex detector remains challenging
- Monolithic pixel detectors under development for large-area tracker and vertex
- Advanced simulation and analysis tools for detector performance optimization
- Detector integration studies confirm feasibility of proposed detector concepts

Thanks to everyone who provided material for this talk!

Additional Material



Flavor-tagging performance

- Use b- and c-tagging performance as benchmark for detector designs
- Technically challenging full-simulation study (multivariate analysis)
- Results for geometries following engineering studies:
 - 3 double layers vs. 5 single layers
 → similar performance
 - Geometry with 2x more material in vertex layers
 → 5% 35% degradation in performance

CLICdp-Note-2014-002 doi:10.1088/1748-0221/10/07/C07001



April 2, 2019

Flavor tagging: impact on physics performance





- $\sigma \times BR$ measurement for the decays to bb and cc

0.24% / 0.21%

3.6% / 2.6%

• flavor tagging crucial for achievable precision



30% more integ. luminosity required for same precision when increasing fake rate by 20% (>1 year of additional running!)

LCD-Note-2011-036, CLICdp Note-2014-002

0.23%

3.1%

H→bb

H**→**cc

CMOS sensor developments for ATLAS

H. Pernegger @ BTT7 https://indico.cern.ch/event/731649

- Collaboration of 25 institutes
- Targeted towards outermost ITK pixel layer



Active-edge sensors

- Deep Reactive Ion Etching (DRIE) process (Advacam):
 - Implantation on the sensor sidewalls: extension of the backside electrode to the edge
 - Efficiency extends to the physical edge
 → allows for seamless tiling of sensors





Edge efficiency 50 µm sensor



 \rightarrow Active-edge sensors fully efficient up to the cut edge

Cracow SOI sensors

- Cracow SOI test chip in 200 nm LAPIS SOI process, with various geometries and technology parameters: >=30x30 µm² pitch, single SOI and double SOI, rolling shutter r/o
- Test results for 300, 500 μm thickness, 30x30 μm² pitch
 >99% efficiency, σ_{SP}~2-5 μm

Cracow SOI test chip







NIMA 901 (2018) 173-179



DAQ

- Lab and beam tests require flexible scalable DAQ hardware and software
- High-rate beam telescope with 7 Timepix3 detector planes (~1 MHz track rate, ≲2 µm resolution, ~1 ns time resolution), SPIDR r/o system (NIKHEF/CERN)
- CaRIBOu universal r/o system developed with ATLAS:
 - System-on-Chip (SoC) architecture
 - Peary DAQ software in Linux system inside FPGA core
 - Integration of CLICpix2, C3PD, ATLASpix



CaRIBOu with CLICpix2 r/o ASIC



CaRIBOu hardware architecture



→ could be suitable for development phase of MUonE

Powering

- Powering concept has major impact on material budget and heat load
- Small duty cycle of CLIC machine (<10⁻⁵) allows for power pulsing, reducing average power consumption
- Prototypes for low-mass power pulsing and power delivery concept for vertex detector
- Local energy storage and voltage regulation
- Small continuous current through low-mass AI cables, stable voltages for r/o ASICs
- ~0.1%X0 material in detector area, expected to decrease to 0.04%X0 in future
- Through-Silicon-Via (TSV) interconnect process (developed for Timepix3 ASICs)



Power-pulsing prototype

CLICdp-Note-2015-004



TSV in Medipix3RX

Mechanical integration

Material budget allows for only ~0.1%X0 from cables+supports in vertex region, <1%X0 in tracker

- → Development of low-mass supports with sufficient rigidity required
- \rightarrow Low-mass services, optimized routing concepts
- Low-mass CFRP stave prototypes for vertex detector, FE simulations
- Concept for supports, beam pipe and cabling in vertex region, FE simulations
- Low-mass tracker support-structure concept, validated in FE simulations
- Prototype for outer tracker support segment



CFRP support prototypes

Prototype of outer barrel tracker support structure



CLICpix2 r/o ASIC

- New CLICpix2 in same 65 nm process as CLICpix:
 - Increased matrix size to 128×128 pixels
 - Longer counters for charge (5-bit) and timing (8-bit) measurements
 - Improved noise isolation and removal of cross-talk issue observed in first CLICpix
 - More sophisticated I/O with parallel column readout and 8/10 bit encoding
 - Integrated test pulse DACs and band gap
- Test results with chips from Multi-Project-Wafer-Run
- Same chip on RD53 wafer, received in Dec 2017 (change from 5+1 to 7+1 metal layers) → access to full wafers for bump-bonding process development

CLICpix2



CLICpix2 analog F/E specifications

Parameter	Value
Power dissipation	≤ 12 µW
Area	≤ 12.5x25 μm²
Input charge, Q _{in}	nominal 4 ke-, max. 40 ke-
Minimum threshold, Q _{th,min}	≤ 600 e-
Equivalent input-referred noise, $Q_{n,in}$	≤ 70 e-
ToT dynamic range	≥ 40 ke-
ToA accuracy	≤ 10 ns
Total ionizing dose (for 10 yr)	1 Mrad
Input charge types	e-, h+
Testability	in-pixel test pulse (i.e. Q _{test}) injection

C3PD+CLICpix2 time resolution

- Track time resolution of CLICdp Timepix3 telescope <~1 ns
 → precise characterization of DUT timing capabilities
- CLICpix2: 100 MHz ToA clock → 10 ns time binning
- Gauss fit of time residuals shows width of ~9 ns
- Tail towards later times, as expected from time walk
- \rightarrow Time residual reduced to \sim 7 ns after time-walk correction



CLICTD monolithic HR-CMOS tracker chip

Good performance of studied 180 nm HR-CMOS technology with respect to requirements of CLIC tracker → Technology used for ongoing design of a fully integrated chip for the CLIC tracker

CLIC Tracker Detector (CLICTD) – monolithic HR-CMOS sensor with 30 µm x 300 µm pixels

Segmented macro-pixel structures to maintain advantages of small collection diode (prompt and fully efficient charge collection) while reducing digital logic:



CLIC schedule

2026 - 2034

2013 - 2019

2020 - 2025





April 2, 2019