



# The design of Bunch-by-bunch BPM

*Jianshe Cao, Xinger Zhang*

*June 2019*




1 requirements

2 Hardware of bunch-by-bunch BPM

3 data acquisition

4 next step

1、 Beam diagnostics :Self-developed BPM – BBB\_board to replace the commercial board – Beecube on BEPCII.




2、 Technical reserve for bunch-by-bunch BPM research of HEPS ( High Energy Photon Source )



---

## 2 Hardware of bunch-by-bunch BPM

# Function Block




Buffer of bunch by bunch raw ADC data

# Hardware



ADC : 500MSPS - 12bits, AC coupled


Sampling clock: 500MHz, free running clock or externally clock locked with beam signal






Interface: SMA, Ethernet, UART, JTAG, SFP

Memory : DDR3\_PL, DDR3\_PS, QSPI\_flash, SD\_card




# Hardware






# ADC CLOCK




Clock chip Jitter : 100fs

Each clock output delay:  
150ps step size ,  
range from 0 to 2250ps

Automatic find the peak value of BPM signal , No need to use a phase shifter



# ADC signal linearity




Input signal : 500MHz sine wave

Offset count : 2048 (offset binary 1000\_0000\_0000)

ADC linear range : 5mVpp to 1.8Vpp

-33dbm to 18dbm



SNR : 68dB



Input signal: 500MHz , 13dbm

Terminated inputs: @50ohm

# raw\_ADC data



Input: simulation pattern of BEPCII , repetition period 6ns







---

# 3 data acquisition



# Data acquisition



# Data acquisition



# Data acquisition



```
文件(F) 编辑(E)
格式(O)
查看(V) 帮助(H)
2210,
2209,
2123,
2665,
2123,
2123,
2036,
2036,
2037,
2036,
1953,
1920,
1951,
1951,
1871,
1903,
1870,
1869,
1787,
1788,
1785,
1785,
1716,
1714,
1712,
1708,
1640,
1638,
1634,
1632,
1576,
1574,
1579,
1579,
1575,
1573,
1526,
1525,
1520,
1518,
1476,
1476,
1472,
1468,
1435,
1433,
1429,
1426,
1411,
1442,
1405,
1401,
1390,
1389,
1385,
```






---


4 next step




## Software of Beam diagnostics



hardware




firmware



Thanks








# DFE test




## DFE POWER(✓)

设计电压 (V)	实测电压 (V)	用电引脚
1	1.006	VCCINT, VCCPINT, VCCBRAM, ETH,
1	1.003	MGTAVCC
1.2	1.213	GTX_MGTAVTT
1.5	1.494	VCCO, DDR3
1.8	1.780	VCCPAUX, VCCPLL, VCCOMIO, VCCAUX, MGTAVCCAUX, UART, SD, I2C
2	1.998	VCCAUX_IO
2.5	2.513	VCCO
3.3	3.315	VCCO, ETH, JTAG, QSPI, POR,
3.3_pre	3.295	1.5V, 1.2V, 1V

## FPGA CONFIGURATION(✓)




## I2C BUS(✓)




## DFE HW

## UART(✓)




## DDR3(✓)



## LINUX(✓)



## GbE(✓)



Read Eye Result:  
[128 units = 1 bit time (ideal eye width)]

Description	LANE-0	LANE-1	LANE-2	LANE-3
EYE [MIN-MAX]	[8, 104]	[12, 108]	[12, 108]	[8, 108]
EYE CENTER	56/128	60/128	60/128	58/128
EYE WIDTH	75.00%	75.00%	75.00%	78.12%

Write Eye Result:  
[128 units = 1 bit time (ideal eye width)]

Description	LANE-0	LANE-1	LANE-2	LANE-3
EYE [MIN-MAX]	[12, 112]	[8, 104]	[8, 104]	[4, 104]
EYE CENTER	62/128	56/128	56/128	54/128
EYE WIDTH	78.12%	75.00%	75.00%	78.12%
EYE ADJUSTED	0	0	0	0