


# RD53A WAFER PROBING RESULTS AND CUTS

<u>M. Daas</u>, Y. Dieter, T. Hemperek, F. Hinterkeuser, F. Hügging, H. Krüger, D-L. Pohl, M. Standke, M. Vogt

Silab, Physikalisches Institut, University of Bonn





#### **OVERALL RESULTS**

Yield red: 12


yellow: 9 areen: 6

**RD53A** Preliminary

- This talk: 10 wafers from Lot 1
- Mean yield:
  - 65.4% green (min 54%, max 78%)
  - 7.6% yellow (min 2%, max 13%)
  - 27% red (min 11%, max 42%)
    - 2-3 and 10-9 removed from distribution
    - Not fully processed on the wafer
    - Never work, artificially lower yield

		0	verall	l yield	(faile	ed tes	ts ou	t of 1	1)		
(13.5%) 9 (10.1%)					5-1 0	6-1 0					
58 (76	.4%)			4-2 1	5-2 0	6-2 0	7-2 0	8-2 0			
		2-3 1	3-3 5	4-3 1	5-3 0	6-3 0	7-3 0	8-3 0	9-3 0		
		2-4 0	3-4 0	4-4 0	5-4 2	6-4 0	7-4 0	8-4 0	9-4 0		
		2-5 0	3-5 0	4-5 1	5-5 0	6-5 0	7-5 0	8-5 1	9-5 0	10-5 0	
	1-6 0	2-6 3	3-6 0	4-6 1	5-6 0	6-6 0	7-6 0	8-6 0	9-6 0	10-6 3	
	1-7 1	2-7 0	3-7 5	4-7 1	5-7 0	6-7 0	7-7 0	8-7 0	9-7 0	10-7 2	
	1-8 0	2-8 0	3-8 0	4-8 4	5-8 0	6-8 0	7-8 0	8-8 0	9+8 0	10-8 1	
		2-9 0	3-9 0	4-9 0	5-9 0	6-9 0	7-9 0	8-9 0	9-9 0	10-9 1	
		2-10 0	3-10 0	4-10 0	5-10 0	6-10 0	7-10 0	8-10 0	9-10 0		
			3-11 0	4-11 5	5-11 0	6-11 1	7-11 0	8-11 0			
				4-12 0	5-12 0	6-12 5	7-12 2				

Wafer No. 18





## **TEST RESULT OVERVIEW**


In total 870 chips tested


- Initial power-up
  - 9 (~1%) chips discarded (short)
- Overall not one single "yield killer"
- \* Scans are only performed if chip has Aurora Sync

Test	green	yellow	red
Regulator IV curves (mean) (ignored for total yield)	84.5%	9.6%	5.9%
IREF after trimming	94.4%	0.5%	5.9%
AURORA link	87.1%	2.8%	10.1%
VDDA after trimming	91.1%	3%	5.9%
VDDD after trimming	94.8%	3%	2.2%
VREF ADC after trimming	88%	6.8%	5.2%
Total power consumption*	98.8%	1.1%	0.1%
Noise occupancy scan* (ignored for total yield)	87.4%	5.1%	7.5%
Digital scan*	95.2%	1%	3.8%
Analog scan*	85.5%	1.8%	12.7%
Threshold scan*	90.7%	2.3%	7%



### ANALOG REGULATOR IV CURVE







- Overall rather broad distribution
- So far ignored for total yield



#### **DIGITAL REGULATOR IV CURVE**






- Like analog regulators: very broad distribution
- So far ignored for total yield



### **IREF AFTER TRIMMING**


- Set every trim bit and measure IREF
- Choose closest to 4uA
- Measure resulting IREF
- Hard cut
- Still 94% in green category








- Try to establish AURORA link
  - VDD\_PLL/\_CML = VDDA before trimming
- If no link, powercycle chip and retry
- If no link after 5 tries, set VDD\_PLL /\_CML to 1.2V
- Try another 5 times
- If still no link, set VDD\_PLL /\_CML to 1.3V
- Try another 5 times
- If still no link -> red






### **VDDA AFTER TRIMMING**





#### VDDD AFTER TRIMMING


- Trim through all VOLTAGE\_TRIM bits
- Select the one where VDDD is closest to 1.2V
- Measure VDDD





## **POWER CONSUMPTION\***


- Configure chip
  - Only chips that have AURORA link get results
- Measure analog and digital current consumption in LDO mode from powersupply
- V\_IN = 1.7V
- Sum is proportional to total power consumption





#### **NOISE OCCUPANCY SCAN\***


- Run noise occupancy scan over full matrix -
- Cut on amount of noisy pixels \_
- So far ignored for total yield —






**DIGITAL SCAN\*** 

- Run digital scan over full matrix -
- Cut on percentage \_ occupancy / expected occupancy
- Improvement: -
  - Analyze per pixel
  - Cut on amount of good pixels -






- **ANALOG SCAN\***
- Run analog scan over full matrix -
- Cut on percentage \_ occupancy / expected occupancy
- Improvement: -
  - Analyze per pixel
  - Cut on amount of good pixels -





- Run threshold scan over full matrix
- All FEs set to ~ 3500e threshold
- Untuned
- Cut on reconstructed mean threshold
- Improvement:
  - Analyze per pixel
  - Cut on amount of good pixels





- Mean total yield as expected
- Rather high variance between wafers
- Distribute wafers in sets of 5 that have expected mean yield (?)

Still to do:

- Some improvements in analysis still to be done
- More wafers to probe
- Test and ship out other needle cards
- Integration into ITk Production Database



## Thank you!





- Test procedure finalized
- Script seems sufficiently stable now
- Probing all available wafers:
  - 10 + 14 wafers from Lot 1
  - 1 wafer from Lot 2
- First results look as expected


- Working on interface to ITk Production Database








- Cascade Microtech (formerly Karl Suss)
  PA-300-II semi-automatic 300mm probe station
- Generic LV power supplies (TTi)
- Keithley SMU for analog measurements






- Probe card connected to BDAQ53 readout system
- Connection to BDAQ53 on one lane at 640 Mbit/s
- BDAQ53 software (v0.10.0, to be released shortly)
- Communication with hardware based on basil
  - Easy to implement / add different devices (Power supplies, SMUs, probe stations) as long as it has some kind of documented interface



- Probe card modifications fixed
  - Standard SCC mods: PLL\_RESET POR
  - Two additional transistors to switch between Shunt- and LDO modes
- 11 cards produced, about ready to be distributed
  - 3 for CERN, one already received
  - 2 for Glasgow
  - 2 for Torino
  - 1 for LBNL



#### Analog MUX output/



- Minimum goal: Keep total time for wafer < 24h to be able to probe 1 wafer / day
- Right now, a working chip takes about 14min (Shunt mode)
  - 14 min \* 89 chips = 21h
  - Broken chips can take anything between 1min (short) or up to 17 min (retry communication)
- Total time from experience pprox 19h
- Still potential for speedup
  - Faster scans in BDAQ53 (some ideas)
  - Analyze asynchronously
    - Analysis of scans (stuck pixel-, digital-, analog-, threshold) still done within probing script
    - Could skip and do when analyzing wafer



#### **EXAMPLE RESULT: VDDA**

