



# HMPID week meeting - JTAG communication development status

THIS IS A SIMPLE TEST OF THE JTAG, ONLY USEFUL TO TEST THE BIDIRECTIONAL COMMUNICATION



THIS IS A SIMPLE TEST OF THE JTAG, ONLY USEFUL TO TEST THE BIDIRECTIONAL COMMUNICATION. THE PROJECT IS BASED ON THE V26, WAS ONLY ADDED THE INTERFACE TO THE JTAG connected to the LED in our board.

In order to test was written a tcl script form.tcl, running the command "quartus\_stp -t form.tcl"



# HMPID week meeting - JTAG communication development status

```
1 -- LEDs interface with JTAG
2 -- Based on a verilog code made by harrvm 2014
3
4 -- INSTRUCTION:
5 -- 00: bypass
6 -- 01: read dip-switch
7 -- 10: update LEDs
8 -- 11: not used (=bypass)
9
10 -- VHDL version for HMPID JTAG Test Raul Arteche 2019
```

```
11
12 LIBRARY ieee;
13 USE ieee.std_logic_1164.all;
14 use IEEE.NUMERIC_STD.ALL;
15 use ieee.std_logic_unsigned.all;
16 use IEEE.math_real.all;
```

```
17
18 entity connect is
19 port(
20     tck      : in    std_logic;
21     tdi      : in    std_logic;
22     aclr     : in    std_logic;
23     ir_in    : in    std_logic_vector(1 downto 0);
24     v_sdr    : in    std_logic;
25     v_udr    : in    std_logic;
26     v_cdr    : in    std_logic;
27     v_uir    : in    std_logic;
28
29     s0       : in    std_logic;
30     s1       : in    std_logic;
31     s2       : in    std_logic;
32     s3       : in    std_logic;
33     s4       : in    std_logic;
34     s5       : in    std_logic;
35     s6       : in    std_logic;
36     s7       : in    std_logic;
37
38     d0       : out   std_logic;
39     d1       : out   std_logic;
40     d2       : out   std_logic;
41     d3       : out   std_logic;
42     d4       : out   std_logic;
43     d5       : out   std_logic;
44     d6       : out   std_logic;
45     d7       : out   std_logic;
46     tdo      : out   std_logic
47 );
48 end connect;
```

```
48 architecture rtl of connect is
49
50     constant BYPASS : std_logic_vector(1 downto 0) := "00";
51     constant KEY    : std_logic_vector(1 downto 0) := "01";
52     constant LED    : std_logic_vector(1 downto 0) := "10";
53
54     signal DRO      : std_logic_vector(1 downto 0);
55     signal DR1      : std_logic_vector(7 downto 0);
56     signal data_out : std_logic_vector(7 downto 0) := "00000000";
57
58 begin
59
60     tdo <= DRO(0) when (ir_in = BYPASS) else DR1(0);
61
62     d0 <= data_out(0);
63     d1 <= data_out(1);
64     d2 <= data_out(2);
65     d3 <= data_out(3);
66     d4 <= data_out(4);
67     d5 <= data_out(5);
68     d6 <= data_out(6);
69     d7 <= data_out(7);
70
```

```
71 process (tck)
72 begin
73     if rising_edge (tck) then
74         if(aclr = '0') then
75             DRO <= (others => '0');
76             DR1 <= (others => '0');
77         else
78             case ir_in is
79                 when KEY =>
80                     if(v_cdr = '1') then
81                         DR1 <= s7 & s6 & s5 & s4 & s3 & s2 & s1 & s0;
82                     else
83                         if(v_sdr = '1') then
84                             DR1 <= tdi & DR1(7 downto 1);
85                         end if;
86                     end if;
87
88                 when LED =>
89                     if(v_sdr = '1') then
90                         DR1 <= tdi & DR1(7 downto 1);
91                     end if;
92
93                 when BYPASS =>
94                     if(v_sdr = '1') then
95                         DRO <= tdi & DRO(1);
96                     end if;
97
98                 when others =>
99                     if(v_sdr = '1') then
100                         DRO <= tdi & DRO(1);
101                     end if;
102             end case;
103         end if;
104     end if;
105 end process;
106
107 process (v_udr)
108 begin
109     if(ir_in = LED) then
110         data_out <= DR1;
111     end if;
112 end process;
113
114 end rtl;
```

## HMPID week meeting - JTAG communication development status

```
42
43 proc open_port {} {
44     global blaster_name
45     global test_device
46     open_device -hardware_name $blaster_name -device_name $test_device
47 }
48
49 proc close_port {} {
50     catch {device_unlock}
51     catch {close_device}
52 }
53
54 proc connect_jtag {} {
55     global blaster_name
56     global test_device
57     global displayConnect
58
59     foreach hardware_name [get_hardware_names] {
60
61         if { [string match "USB-Blaster*" $hardware_name] } {
62             set blaster_name $hardware_name
63         }
64
65         if { [string match "EthernetBlasterII on 128.141.165.44*" $hardware_name] } {
66             set blaster_name $hardware_name
67         }
68     }
69
70     foreach device_name [get_device_names -hardware_name $blaster_name] {
71         if { [string match "@1*" $device_name] } {
72             set test_device $device_name
73         }
74     }
75     set displayConnect "Connected: $hardware_name \n $device_name"
76     .btnConn configure -state disabled
77     .btnSend configure -state active
78     .btnRead configure -state active
79 }
80
81
```

## Conclusions:

- Is probed the possibility to communicate with the JTAG EthernetBlasterII using a TCL script.
- If the test of the LEDs example work as expected, will probe the bidirectional communication using the JTAG.
- A full VHDL implementation is possible of this example allowing the integration in the new firmware.
- The final data o parameter to monitor using the JTAG need to be discussed in the future.